{"id":"https://openalex.org/W2549195478","doi":"https://doi.org/10.1109/isocc.2011.6138757","title":"Triple module redundancy scheme on an optically reconfigure gate array","display_name":"Triple module redundancy scheme on an optically reconfigure gate array","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2549195478","doi":"https://doi.org/10.1109/isocc.2011.6138757","mag":"2549195478"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2011.6138757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000383380","display_name":"Yuki Torigai","orcid":null},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuki Torigai","raw_affiliation_strings":["Electrical and Electronic Engineering, Shizuoka University, Hamamatsu, Shizuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Electronic Engineering, Shizuoka University, Hamamatsu, Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101887712","display_name":"Minoru Watanabe","orcid":"https://orcid.org/0000-0002-7452-3555"},"institutions":[{"id":"https://openalex.org/I1298590031","display_name":"Shizuoka University","ror":"https://ror.org/01w6wtk13","country_code":"JP","type":"education","lineage":["https://openalex.org/I1298590031"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Watanabe","raw_affiliation_strings":["Electrical and Electronic Engineering, Shizuoka University, Hamamatsu, Shizuoka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Electronic Engineering, Shizuoka University, Hamamatsu, Shizuoka, Japan","institution_ids":["https://openalex.org/I1298590031"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1298590031"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.33468824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"250","last_page":"253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8319276571273804},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6840379238128662},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.674467921257019},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6523095369338989},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6240565776824951},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.587683379650116},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5560735464096069},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5475309491157532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5078125596046448},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46776339411735535},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2801238000392914},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.1815737783908844}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8319276571273804},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6840379238128662},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.674467921257019},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6523095369338989},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6240565776824951},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.587683379650116},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5560735464096069},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5475309491157532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5078125596046448},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46776339411735535},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2801238000392914},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.1815737783908844},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2011.6138757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1504339380","https://openalex.org/W1686854917","https://openalex.org/W1983304893","https://openalex.org/W1983722313","https://openalex.org/W2033028181","https://openalex.org/W2045408923","https://openalex.org/W2087758999","https://openalex.org/W2088559447","https://openalex.org/W2090305169","https://openalex.org/W2098907685","https://openalex.org/W2102566596","https://openalex.org/W2124333267","https://openalex.org/W2145322669","https://openalex.org/W2162231882","https://openalex.org/W2163244199","https://openalex.org/W2164998417","https://openalex.org/W2165217793"],"related_works":["https://openalex.org/W1966262200","https://openalex.org/W150753669","https://openalex.org/W2014165129","https://openalex.org/W2012014781","https://openalex.org/W2129047123","https://openalex.org/W1964654856","https://openalex.org/W4309935840","https://openalex.org/W2064975652","https://openalex.org/W2466591189","https://openalex.org/W2005536208"],"abstract_inverted_index":{"Demand":[0],"for":[1,4,23],"programmable":[2,100,126,149],"devices":[3],"space":[5,24,59,135],"applications":[6],"is":[7,32,73,87,103,130,151],"increasing":[8],"day":[9,11],"by":[10,52,71,77],"to":[12,153,173],"support":[13],"hardware":[14,17,21],"repair":[15,118],"functions,":[16,19],"update":[18,120],"and":[20,82,119],"acceleration":[22],"systems.":[25],"To":[26],"meet":[27],"those":[28],"needs,":[29],"one":[30],"candidate":[31],"an":[33,124,140,156,171],"optically":[34],"reconfigurable":[35,104],"gate":[36,101,127,147],"array":[37,102,128],"(ORGA)":[38],"because":[39,145],"the":[40,98,146,175],"ORGA":[41,86,172],"can":[42,68],"be":[43,69],"reconfigured":[44],"with":[45,79,108],"invalid":[46],"configuration":[47,64,95],"data":[48,65],"that":[49,67,76,115,138,154,180],"are":[50,121],"damaged":[51],"high-energy":[53],"charged":[54],"particles":[55],"in":[56,91],"a":[57,162,165],"radiation-rich":[58],"environment":[60],"The":[61],"amount":[62],"of":[63,93,139,155,164,181],"damage":[66],"sustained":[70],"ORGAs":[72],"greater":[74],"than":[75,110],"FPGAs":[78],"error":[80],"checking":[81],"correction":[83],"(ECC).":[84],"An":[85],"therefore":[88],"extremely":[89],"robust":[90,133,177],"terms":[92],"its":[94],"data.":[96],"Moreover,":[97],"ORGA's":[99,125],"at":[105],"nanosecond":[106],"order,":[107],"more":[109],"100":[111],"reconfiguration":[112],"contexts.":[113],"For":[114],"reason,":[116],"high-speed":[117],"possible.":[122],"However,":[123],"itself":[129],"never":[131],"as":[132,137,179],"against":[134],"radiation":[136],"application-specific":[141],"integrated":[142],"circuit":[143],"(ASIC)":[144],"array's":[148],"architecture":[150],"identical":[152],"FPGA.":[157],"Therefore,":[158],"this":[159],"paper":[160],"presents":[161],"proposal":[163],"triple":[166],"module":[167],"redundancy":[168],"scheme":[169],"on":[170],"achieve":[174],"same":[176],"ability":[178],"ASICs.":[182]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}