{"id":"https://openalex.org/W2012039880","doi":"https://doi.org/10.1109/isocc.2011.6138670","title":"Aspect enhanced functional coverage driven verification in the SystemC HDVL","display_name":"Aspect enhanced functional coverage driven verification in the SystemC HDVL","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2012039880","doi":"https://doi.org/10.1109/isocc.2011.6138670","mag":"2012039880"},"language":"en","primary_location":{"id":"doi:10.1109/isocc.2011.6138670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029449933","display_name":"Christoph Kuznik","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christoph Kuznik","raw_affiliation_strings":["Faculty of Electrical Engineering, Computer Science and Mathematics, University of Paderborn/C-LAB, D-33102 Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Computer Science and Mathematics, University of Paderborn/C-LAB, D-33102 Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110622459","display_name":"Wolfgang M\u00fcller","orcid":"https://orcid.org/0000-0001-6474-3733"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Muller","raw_affiliation_strings":["Faculty of Electrical Engineering, Computer Science and Mathematics, University of Paderborn/C-LAB, D-33102 Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Computer Science and Mathematics, University of Paderborn/C-LAB, D-33102 Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":12.0597,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.98037605,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"154","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13295","display_name":"Safety Systems Engineering in Autonomy","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2213","display_name":"Safety, Risk, Reliability and Quality"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13295","display_name":"Safety Systems Engineering in Autonomy","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2213","display_name":"Safety, Risk, Reliability and Quality"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9546232223510742},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8207193613052368},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7034474015235901},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6017263531684875},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.5917297005653381},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5757356882095337},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5265039801597595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5135550498962402},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5125114917755127},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.47715848684310913},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4585961401462555},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.43537747859954834},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.42276737093925476},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.35712099075317383},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3444277048110962},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.2277870774269104},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18149995803833008},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.14882701635360718},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.11134487390518188},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07222875952720642}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9546232223510742},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8207193613052368},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7034474015235901},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6017263531684875},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.5917297005653381},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5757356882095337},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5265039801597595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5135550498962402},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5125114917755127},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.47715848684310913},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4585961401462555},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.43537747859954834},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.42276737093925476},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.35712099075317383},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3444277048110962},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.2277870774269104},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18149995803833008},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.14882701635360718},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.11134487390518188},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07222875952720642},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isocc.2011.6138670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isocc.2011.6138670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International SoC Design Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W187419730","https://openalex.org/W1596523797","https://openalex.org/W1932100701","https://openalex.org/W1968527922","https://openalex.org/W1981504034","https://openalex.org/W1981646700","https://openalex.org/W2019554911","https://openalex.org/W2069603759","https://openalex.org/W2134238548","https://openalex.org/W2533881872","https://openalex.org/W4245280958","https://openalex.org/W6607592354","https://openalex.org/W6640147396"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2363848262","https://openalex.org/W4205300843","https://openalex.org/W2325633191","https://openalex.org/W2355428260","https://openalex.org/W3036403349","https://openalex.org/W3155012083","https://openalex.org/W1985271980","https://openalex.org/W2012039880"],"abstract_inverted_index":{"As":[0],"embedded":[1,11],"systems":[2],"incorporate":[3],"more":[4,6],"and":[5,10,15,32,39,59,65,74],"amounts":[7],"of":[8,21,62,80,85,109,115],"IP":[9],"software":[12,66],"the":[13,22,26,48,63,71,86,99,104,113,122],"functional":[14,100],"nonfunctional":[16],"verification":[17,33,60,72,117,124],"task":[18],"is":[19],"one":[20],"key":[23],"bottlenecks":[24],"in":[25,103,118],"design":[27,31],"process.":[28],"Despite":[29],"proprietary":[30],"languages":[34,58],"such":[35],"as":[36,56],"IEEE-1800":[37],"SystemVerilog":[38],"IEEE-1647":[40],"e":[41],"offer":[42],"CDV":[43,116],"functionalities":[44],"neither":[45],"SystemC":[46,105],"or":[47],"SCV":[49],"addon":[50],"library":[51],"contain":[52],"these":[53],"features.":[54],"Moreover,":[55],"programming":[57,88],"paradigms":[61],"hardware":[64],"domain":[67],"continue":[68],"to":[69,77],"converge":[70],"techniques":[73],"methodologies":[75],"need":[76],"take":[78],"account":[79],"that,":[81],"e.g.":[82],"by":[83,107],"adaption":[84],"aspect-oriented":[87],"scheme.":[89],"In":[90],"this":[91],"paper":[92],"we":[93],"describe":[94],"an":[95],"approach":[96],"for":[97],"enhancing":[98],"coverage":[101],"collection":[102],"ecosystem":[106],"means":[108],"aspects,":[110,120],"allowing":[111],"cross-cutting":[112],"concern":[114],"stand-alone":[119],"increasing":[121],"overall":[123],"productivity.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-08T06:01:36.053099","created_date":"2025-10-10T00:00:00"}