{"id":"https://openalex.org/W3216135323","doi":"https://doi.org/10.1109/isncc52172.2021.9615627","title":"High speed low power SEU tolerant Pseudo dual port memory in 7nm","display_name":"High speed low power SEU tolerant Pseudo dual port memory in 7nm","publication_year":2021,"publication_date":"2021-10-31","ids":{"openalex":"https://openalex.org/W3216135323","doi":"https://doi.org/10.1109/isncc52172.2021.9615627","mag":"3216135323"},"language":"en","primary_location":{"id":"doi:10.1109/isncc52172.2021.9615627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isncc52172.2021.9615627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Networks, Computers and Communications (ISNCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090440669","display_name":"Suresh Babu Kotha","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Suresh Babu Kotha","raw_affiliation_strings":["Xilinx, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Xilinx, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109498230","display_name":"Kumar Rahul","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kumar Rahul","raw_affiliation_strings":["Xilinx, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Xilinx, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077252919","display_name":"Mohammad Anees","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohammad Anees","raw_affiliation_strings":["Xilinx, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Xilinx, Hyderabad, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021987648","display_name":"Santosh Yachareni","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Santosh Yachareni","raw_affiliation_strings":["Xilinx, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Xilinx, Hyderabad, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010379620","display_name":"Subodh Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subodh Kumar","raw_affiliation_strings":["Xilinx, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Xilinx, Hyderabad, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090440669"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45231807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.768500804901123},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5721653699874878},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5185506939888},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5113374590873718},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.485045850276947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47898435592651367},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4693661034107208},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4644240438938141},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4144384562969208},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31501469016075134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.25383102893829346},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.23898440599441528},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1526862382888794},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15222707390785217},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12257632613182068},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1188410222530365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.768500804901123},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5721653699874878},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5185506939888},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5113374590873718},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.485045850276947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47898435592651367},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4693661034107208},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4644240438938141},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4144384562969208},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31501469016075134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25383102893829346},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.23898440599441528},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1526862382888794},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15222707390785217},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12257632613182068},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1188410222530365},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isncc52172.2021.9615627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isncc52172.2021.9615627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on Networks, Computers and Communications (ISNCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2030501553","https://openalex.org/W2056721615","https://openalex.org/W2138815251","https://openalex.org/W2151529344","https://openalex.org/W2165678574","https://openalex.org/W2167839483","https://openalex.org/W2316587969","https://openalex.org/W2735984082","https://openalex.org/W2757549664","https://openalex.org/W2779962955","https://openalex.org/W2800107826","https://openalex.org/W3013914417","https://openalex.org/W3020935962","https://openalex.org/W3022331133"],"related_works":["https://openalex.org/W2385636473","https://openalex.org/W2193105930","https://openalex.org/W2369836424","https://openalex.org/W2117094666","https://openalex.org/W50351137","https://openalex.org/W2766980641","https://openalex.org/W2082585011","https://openalex.org/W1970885193","https://openalex.org/W2365583730","https://openalex.org/W2378783493"],"abstract_inverted_index":{"High":[0],"density":[1],"URAM":[2,40,45,60,120],"(Ultra":[3],"Random-Access":[4],"Memory)":[5],"in":[6,139],"7nm":[7],"node":[8],"is":[9,25,61,80],"developed":[10],"as":[11],"one":[12],"of":[13,31],"the":[14,49],"core":[15],"building":[16],"blocks":[17],"for":[18],"FPGAs":[19],"(Field":[20],"Programmable":[21],"Gate":[22],"Arrays).":[23],"It":[24],"designed":[26],"to":[27,37,82,97],"support":[28],"columnar":[29],"architecture":[30],"FPGAs.":[32],"Multiple":[33],"URAMs":[34,52,94,102,135],"are":[35,43,53,95,136],"instantiated":[36,47],"form":[38],"a":[39,88],"column.":[41],"There":[42],"multiple":[44],"columns":[46],"over":[48],"FPGA.":[50],"These":[51],"single":[54,89,110],"clocked,":[55],"two":[56,84],"port":[57,73,85,90],"synchronous":[58],"memory.":[59,74],"high":[62],"speed,":[63],"low":[64],"power,":[65],"SEU":[66],"(Single":[67],"Event":[68],"Upset)":[69],"tolerant":[70],"pseudo":[71],"dual":[72],"TDM":[75],"(Time":[76],"Division":[77],"Multiplexing)":[78],"scheme":[79],"implemented":[81,108],"achieve":[83],"operation":[86],"using":[87],"memory":[91,100],"cell.":[92],"The":[93],"cascadable":[96],"enable":[98],"deeper":[99],"implementation.":[101],"have":[103],"Error":[104],"Correction":[105],"Code":[106],"(ECC)":[107],"with":[109],"bit":[111,116],"error":[112,117],"correction":[113],"and":[114,132,142],"double":[115],"detection":[118],"capabilities.":[119],"has":[121],"power":[122,127,130],"saving":[123],"features":[124],"like":[125],"static":[126],"gating,":[128],"dynamic":[129],"gating":[131],"auto-sleep":[133],"mode.":[134],"widely":[137],"used":[138],"5G":[140],"deployment":[141],"datacenter":[143],"applications.":[144]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}