{"id":"https://openalex.org/W2140883167","doi":"https://doi.org/10.1109/ismvl.2004.1319952","title":"A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic","display_name":"A single-electron-transistor logic gate family and its application - Part I: basic components for binary, multiple-valued and mixed-mode logic","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2140883167","doi":"https://doi.org/10.1109/ismvl.2004.1319952","mag":"2140883167"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2004.1319952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066894844","display_name":"Katsuhiko Degawa","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Degawa","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109802292","display_name":"T. Aoki","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Aoki","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111761099","display_name":"T. Higuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I103605164","display_name":"Tohoku Institute of Technology","ror":"https://ror.org/01phqre83","country_code":"JP","type":"education","lineage":["https://openalex.org/I103605164"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Higuchi","raw_affiliation_strings":["Department of Electronics, Tohoku Institute of Technology, Sendai, Japan","[Department of Electronics, Tohoku Institute of Technology, Sendai, Japan]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Tohoku Institute of Technology, Sendai, Japan","institution_ids":["https://openalex.org/I103605164"]},{"raw_affiliation_string":"[Department of Electronics, Tohoku Institute of Technology, Sendai, Japan]","institution_ids":["https://openalex.org/I103605164"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025960288","display_name":"Hiroshi Inokawa","orcid":"https://orcid.org/0000-0002-8647-3524"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Inokawa","raw_affiliation_strings":["NTT Basic Research Laboratories, NTT Corporation, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Basic Research Laboratories, NTT Corporation, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100710412","display_name":"Atsushi Takahashi","orcid":"https://orcid.org/0000-0003-3821-5325"},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Takahashi","raw_affiliation_strings":["NTT Basic Research Laboratories, NTT Corporation, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"NTT Basic Research Laboratories, NTT Corporation, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210105847"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5066894844"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":1.3885,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.81277008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7474203109741211},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7391238808631897},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7292053699493408},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.6932525634765625},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.6900114417076111},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5675029158592224},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5296879410743713},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5169398188591003},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.504076361656189},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.49307796359062195},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47599875926971436},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44156530499458313},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.41145792603492737},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39618200063705444},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3870804011821747},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.37813231348991394},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2785694897174835},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2712615132331848},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24642017483711243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16092514991760254}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7474203109741211},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7391238808631897},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7292053699493408},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.6932525634765625},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.6900114417076111},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5675029158592224},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5296879410743713},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5169398188591003},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.504076361656189},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.49307796359062195},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47599875926971436},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44156530499458313},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.41145792603492737},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39618200063705444},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3870804011821747},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37813231348991394},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2785694897174835},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2712615132331848},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24642017483711243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16092514991760254}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2004.1319952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W224885689","https://openalex.org/W1480338489","https://openalex.org/W1608845373","https://openalex.org/W1929338932","https://openalex.org/W2102986313","https://openalex.org/W2123317322","https://openalex.org/W2132428503","https://openalex.org/W2153986710","https://openalex.org/W2165685738","https://openalex.org/W3092914166","https://openalex.org/W6628960896","https://openalex.org/W6636516361"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2001164331","https://openalex.org/W2789662562","https://openalex.org/W3210322980","https://openalex.org/W1983370375","https://openalex.org/W2058822291","https://openalex.org/W2079477087","https://openalex.org/W1513412524","https://openalex.org/W2082591327","https://openalex.org/W2167525841"],"abstract_inverted_index":{"This":[0],"paper":[1,70],"presents":[2],"a":[3,30,62],"model-based":[4],"study":[5],"of":[6,23,33,74],"an":[7,67],"SET":[8,44],"(single-electron-transistor)":[9],"logic":[10,19,35,45,52,55,59],"gate":[11],"family":[12],"for":[13,49,78],"synthesizing":[14],"binary":[15,51],"and":[16,57],"MV":[17,54,82],"(multiple-valued)":[18],"circuits.":[20],"The":[21],"use":[22],"SETs":[24],"combined":[25],"with":[26,91],"MOS":[27],"transistors":[28],"allows":[29],"compact":[31],"realization":[32],"basic":[34,43],"functions":[36],"that":[37],"exhibit":[38],"periodic":[39],"transfer":[40],"characteristics.":[41],"These":[42],"gates":[46],"are":[47,84],"useful":[48],"implementing":[50],"circuits,":[53],"circuits":[56,60],"binary-MV-mixed":[58],"in":[61],"highly":[63],"flexible":[64],"manner.":[65],"As":[66],"example,":[68],"this":[69],"describes":[71],"the":[72],"design":[73],"various":[75],"parallel":[76],"counters":[77],"carry-propagation-free":[79],"arithmetic,":[80],"where":[81],"signals":[83],"effectively":[85],"used":[86],"to":[87],"achieve":[88],"higher":[89],"functionality":[90],"lower":[92],"hardware":[93],"complexity.":[94]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}