{"id":"https://openalex.org/W2140077188","doi":"https://doi.org/10.1109/ismvl.2004.1319943","title":"A novel D-latch in multiple-valued semi-floating-gate recharged logic","display_name":"A novel D-latch in multiple-valued semi-floating-gate recharged logic","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2140077188","doi":"https://doi.org/10.1109/ismvl.2004.1319943","mag":"2140077188"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2004.1319943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068390115","display_name":"Omid Mirmotahari","orcid":"https://orcid.org/0009-0003-2821-1088"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"O. Mirmotahari","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","[Dept. of Informatics, Oslo Univ., Norway]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"[Dept. of Informatics, Oslo Univ., Norway]","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103258590","display_name":"Yngvar Berg","orcid":"https://orcid.org/0000-0003-4519-995X"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Y. Berg","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","[Dept. of Informatics, Oslo Univ., Norway]"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"[Dept. of Informatics, Oslo Univ., Norway]","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068390115"],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6535293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6369383931159973},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5574910044670105},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5557196736335754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49806904792785645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44480711221694946},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.4347692131996155},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4341351389884949},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38919779658317566},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.29417023062705994},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24782899022102356},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22084516286849976},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07125335931777954}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6369383931159973},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5574910044670105},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5557196736335754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49806904792785645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44480711221694946},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.4347692131996155},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4341351389884949},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38919779658317566},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.29417023062705994},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24782899022102356},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22084516286849976},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07125335931777954}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2004.1319943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1566416706","https://openalex.org/W1663816628","https://openalex.org/W2035087559","https://openalex.org/W2111333882","https://openalex.org/W2119254394","https://openalex.org/W2160142098"],"related_works":["https://openalex.org/W2001164331","https://openalex.org/W2017528947","https://openalex.org/W4231710159","https://openalex.org/W2743919194","https://openalex.org/W2049889603","https://openalex.org/W2098419840","https://openalex.org/W2030233713","https://openalex.org/W2111577142","https://openalex.org/W1966764473","https://openalex.org/W1556804314"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"several":[5],"different":[6],"proposals":[7],"for":[8,42],"implementing":[9],"a":[10,30,34],"multiple-valued":[11],"(MV)":[12],"semi-floating-gate":[13],"(SFG)":[14],"D-latch.":[15],"This":[16],"paper":[17],"aims":[18],"to":[19],"illustrate":[20],"the":[21,44],"advantages":[22],"and":[23],"disadvantages":[24],"of":[25],"each":[26],"approach.":[27],"Measurements":[28],"from":[29],"fabricated":[31],"chip":[32],"in":[33],"0.6":[35],"/spl":[36],"mu/m":[37],"CUP":[38],"process":[39],"is":[40],"included":[41],"verifying":[43],"detailed":[45],"arguments.":[46]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}