{"id":"https://openalex.org/W2136100315","doi":"https://doi.org/10.1109/ismvl.2004.1319941","title":"Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit","display_name":"Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2136100315","doi":"https://doi.org/10.1109/ismvl.2004.1319941","mag":"2136100315"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2004.1319941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100447410","display_name":"Soo\u2010Jin Park","orcid":"https://orcid.org/0000-0002-6350-6135"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Soo Jin Park","raw_affiliation_strings":["Department of Electronics Engineering, INHA University, Incheon, South Korea","Dept. of Electron. Eng., Inha Univ., Inchon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Inha Univ., Inchon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014511557","display_name":"Byoung Hee Yoon","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byoung Hee Yoon","raw_affiliation_strings":["Department of Electronics Engineering, INHA University, Incheon, South Korea","Dept. of Electron. Eng., Inha Univ., Inchon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Inha Univ., Inchon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038257050","display_name":"Kwang Sub Yoon","orcid":"https://orcid.org/0000-0001-8473-923X"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang Sub Yoon","raw_affiliation_strings":["Department of Electronics Engineering, INHA University, Incheon, South Korea","Dept. of Electron. Eng., Inha Univ., Inchon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Inha Univ., Inchon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014488079","display_name":"Heung Soo Kim","orcid":"https://orcid.org/0000-0001-7057-5174"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Heung Soo Kim","raw_affiliation_strings":["Department of Electronics Engineering, INHA University, Incheon, South Korea","Dept. of Electron. Eng., Inha Univ., Inchon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Inha Univ., Inchon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100447410"],"corresponding_institution_ids":["https://openalex.org/I191879574"],"apc_list":null,"apc_paid":null,"fwci":1.3166,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.81640531,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"c 33","issue":null,"first_page":"198","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7148883938789368},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6908057928085327},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.563893735408783},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.5039753317832947},{"id":"https://openalex.org/keywords/literal","display_name":"Literal (mathematical logic)","score":0.4877482056617737},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.482698917388916},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4559503197669983},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4555656909942627},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4440500736236572},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42235875129699707},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.4205933213233948},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.41528552770614624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41509127616882324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.414674311876297},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.41368231177330017},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3805478513240814},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2885463833808899},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28518104553222656},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2523927092552185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24978095293045044},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.07371172308921814}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7148883938789368},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6908057928085327},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.563893735408783},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.5039753317832947},{"id":"https://openalex.org/C2780882242","wikidata":"https://www.wikidata.org/wiki/Q14235582","display_name":"Literal (mathematical logic)","level":2,"score":0.4877482056617737},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.482698917388916},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4559503197669983},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4555656909942627},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4440500736236572},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42235875129699707},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4205933213233948},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.41528552770614624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41509127616882324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.414674311876297},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.41368231177330017},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3805478513240814},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2885463833808899},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28518104553222656},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2523927092552185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24978095293045044},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.07371172308921814},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2004.1319941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.5600000023841858,"display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1983051814","https://openalex.org/W2025152094","https://openalex.org/W2054208673","https://openalex.org/W2108647499","https://openalex.org/W2129069730","https://openalex.org/W2134994094","https://openalex.org/W2152216926","https://openalex.org/W2160142098"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W4214735176","https://openalex.org/W3166523576","https://openalex.org/W2963778543","https://openalex.org/W2168217865","https://openalex.org/W1979361505","https://openalex.org/W2786283752","https://openalex.org/W2397249064","https://openalex.org/W2101829379","https://openalex.org/W4390551459"],"abstract_inverted_index":{"A":[0],"multi-valued":[1,12],"logic":[2,56],"(MVL)":[3],"pass":[4,22,31],"gate":[5,52,88],"is":[6],"an":[7],"important":[8],"element":[9],"in":[10,29],"configuring":[11],"logic.":[13],"Multiple":[14],"logical":[15],"levels,":[16],"which":[17],"are":[18,24,106,153],"different":[19],"from":[20],"binary":[21],"gates,":[23],"required":[25],"to":[26,118],"be":[27],"discriminated":[28],"MVL":[30],"gates.":[32,63],"In":[33,64,125],"this":[34,126],"paper,":[35,127],"we":[36,66],"designed":[37,67],"the":[38,46,87,92,115,138,141],"quaternary":[39,47,68,73],"MIN":[40,42],"(QMIN)/negated":[41],"(QNMIN)":[43],"gate,":[44],"and":[45,72,100,137],"MAX":[48,50],"(QMAX)/negated":[49],"(QNMAX)":[51],"using":[53,78],"double":[54],"pass-transistor":[55],"(DPL)":[57],"with":[58],"neuron":[59],"MOS":[60],"(vMOS)":[61],"threshold":[62,104,122],"addition,":[65],"truncated":[69,74],"sum":[70],"(QTS)":[71],"difference":[75],"(QTD)":[76],"gates":[77,105,113],"vMOS":[79,109],"down":[80],"literal":[81],"circuits":[82,129],"(DLC).":[83],"The":[84,103,111],"DPL":[85],"improved":[86],"speed":[89],"without":[90],"increasing":[91],"input":[93],"capacitance.":[94],"It":[95],"has":[96],"a":[97,131],"symmetrical":[98],"arrangement":[99],"double-transmission":[101],"characteristics.":[102],"composed":[107],"of":[108,140],"DLC.":[110],"proposed":[112],"obtain":[114],"signal":[116],"value,":[117],"realize":[119],"various":[120],"multi":[121],"voltage":[123,136],"circuits.":[124],"these":[128],"use":[130],"3":[132],"V":[133],"power":[134],"supply":[135],"parameters":[139],"0.35":[142],"/spl":[143],"mu/m":[144],"N-well":[145],"2-poly":[146],"4-metal":[147],"CMOS":[148],"technology.":[149],"HSPICE":[150],"simulation":[151],"results":[152],"also":[154],"presented.":[155]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}