{"id":"https://openalex.org/W2169159508","doi":"https://doi.org/10.1109/ismvl.2004.1319940","title":"Intra-chip address-presetting data-transfer scheme using four-valued encoding","display_name":"Intra-chip address-presetting data-transfer scheme using four-valued encoding","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2169159508","doi":"https://doi.org/10.1109/ismvl.2004.1319940","mag":"2169159508"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2004.1319940","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tohoku.repo.nii.ac.jp/record/47548/files/10.1109-ISMVL.2004.1319940.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038506578","display_name":"Ayako Mochizuki","orcid":"https://orcid.org/0000-0002-0702-334X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A. Mochizuki","raw_affiliation_strings":["Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088379489","display_name":"Takashi Takeuchi","orcid":"https://orcid.org/0000-0001-6384-7274"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Takeuchi","raw_affiliation_strings":["Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communication, University of Tohoku, Sendai, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038506578"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0164,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79156524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e80 c","issue":null,"first_page":"192","last_page":"197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7269164323806763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7250106334686279},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6580808758735657},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.57551509141922},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.5619595646858215},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5263572931289673},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5229564309120178},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5195896625518799},{"id":"https://openalex.org/keywords/data-transmission","display_name":"Data transmission","score":0.46641480922698975},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45573151111602783},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.42209911346435547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38566768169403076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3210231065750122},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2563730478286743},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16151374578475952}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7269164323806763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7250106334686279},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6580808758735657},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.57551509141922},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.5619595646858215},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5263572931289673},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5229564309120178},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5195896625518799},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.46641480922698975},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45573151111602783},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.42209911346435547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38566768169403076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3210231065750122},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2563730478286743},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16151374578475952},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ismvl.2004.1319940","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00918:0000477754","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/47548","pdf_url":"https://tohoku.repo.nii.ac.jp/record/47548/files/10.1109-ISMVL.2004.1319940.pdf","source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic, 2004","raw_type":"journal article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.104.8957","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.104.8957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ngc.riec.tohoku.ac.jp/pdf/Intra-Chip Address-Presetting Data-Transfer Scheme Using Four-Valued Encoding.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:00918:0000477754","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/47548","pdf_url":"https://tohoku.repo.nii.ac.jp/record/47548/files/10.1109-ISMVL.2004.1319940.pdf","source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic, 2004","raw_type":"journal article"},"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2169159508.pdf","grobid_xml":"https://content.openalex.org/works/W2169159508.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W620525741","https://openalex.org/W1543946534","https://openalex.org/W1599869874","https://openalex.org/W2054208673","https://openalex.org/W2133595964","https://openalex.org/W2158807610","https://openalex.org/W4243513274","https://openalex.org/W4376577661"],"related_works":["https://openalex.org/W4212945793","https://openalex.org/W1557584286","https://openalex.org/W4245683708","https://openalex.org/W1440113544","https://openalex.org/W2168764989","https://openalex.org/W1980283343","https://openalex.org/W2188294610","https://openalex.org/W3022963732","https://openalex.org/W4255235451","https://openalex.org/W2359484797"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,74,89,116,137,167,171],"new":[4],"common-bus":[5],"architecture":[6],"for":[7,94],"high-speed":[8],"data":[9,15,25,40,60,85,106],"transfer,":[10,26],"transferring":[11],"vast":[12],"quantities":[13],"of":[14,30,39,67,77,83,105,115,160],"between":[16],"modules":[17,35,46],"inside":[18],"VLSI":[20],"chip.":[21],"In":[22,112],"the":[23,27,31,37,44,48,59,64,68,81,109,113,123,127,161],"intra-chip":[24],"start":[28],"addresses":[29],"source":[32],"and":[33,36],"destination":[34],"number":[38],"are":[41,61],"sent":[42],"to":[43,101,152],"target":[45],"in":[47,72,156,170],"first":[49],"step,":[50],"which":[51,70],"is":[52,120,130,150],"called":[53],"\"address":[54],"presetting\".":[55],"After":[56],"that,":[57],"only":[58],"transferred,":[62],"using":[63,126,136],"maximum":[65],"width":[66],"bus,":[69,118],"results":[71],"achieving":[73],"high":[75],"throughput":[76,104,169],"bus":[78,139],"communication.":[79],"Moreover,":[80],"use":[82],"multiple-valued":[84,90],"encoding,":[86],"together":[87],"with":[88,158],"current-mode":[91],"circuit":[92],"technique":[93],"multi-level":[95],"signal":[96],"detectors,":[97],"makes":[98],"it":[99,119],"possible":[100],"perform":[102],"higher":[103,133],"transfer":[107],"under":[108,166],"bus-width":[110],"constraint.":[111],"case":[114],"64-line":[117],"demonstrated":[121],"that":[122,135,159],"peak":[124],"throughput,":[125],"proposed":[128],"architecture,":[129,140],"8":[131],"times":[132],"than":[134],"binary":[138],"based":[141],"on":[142],"direct":[143,162],"memory":[144,163],"access":[145,164],"control.":[146],"Its":[147],"power":[148],"dissipation":[149],"reduced":[151],"about":[153],"20":[154],"percent":[155],"comparison":[157],"one,":[165],"normalized":[168],"0.18":[172],"/spl":[173],"mu/m":[174],"CMOS":[175],"process.":[176]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}