{"id":"https://openalex.org/W2103883199","doi":"https://doi.org/10.1109/ismvl.2004.1319911","title":"Hard vs. soft: the central question of pre-fabricated silicon","display_name":"Hard vs. soft: the central question of pre-fabricated silicon","publication_year":2004,"publication_date":"2004-09-28","ids":{"openalex":"https://openalex.org/W2103883199","doi":"https://doi.org/10.1109/ismvl.2004.1319911","mag":"2103883199"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2004.1319911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"J. Rose","raw_affiliation_strings":["The Edward S. Rogers Sr. Department of Electrical & Computer Engineering, University of Toronto, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"The Edward S. Rogers Sr. Department of Electrical & Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5090184149"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.3551,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.81715715,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.857275128364563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7113571166992188},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.664513111114502},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5546101331710815},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.5453717708587646},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5053132176399231},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4816838204860687},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.47344326972961426},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4687770903110504},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4560851752758026},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4465227723121643},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36297407746315},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3620891869068146},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.18649086356163025}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.857275128364563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7113571166992188},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.664513111114502},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5546101331710815},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.5453717708587646},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5053132176399231},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4816838204860687},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.47344326972961426},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4687770903110504},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4560851752758026},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4465227723121643},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36297407746315},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3620891869068146},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.18649086356163025},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ismvl.2004.1319911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2004.1319911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 34th International Symposium on Multiple-Valued Logic","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.80.9273","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.80.9273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ISMVL/ismvl2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1545914085","https://openalex.org/W1985856707","https://openalex.org/W2038318386","https://openalex.org/W2045726766","https://openalex.org/W2075921636","https://openalex.org/W2120397377","https://openalex.org/W2136187879","https://openalex.org/W2154560529","https://openalex.org/W4252247930","https://openalex.org/W6662167024"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2466591189","https://openalex.org/W2376859467","https://openalex.org/W2151236218","https://openalex.org/W1972395546","https://openalex.org/W2154814801","https://openalex.org/W4234601000","https://openalex.org/W3163714531","https://openalex.org/W2197466303","https://openalex.org/W2764789987"],"abstract_inverted_index":{"It":[0],"is":[1,126],"possible":[2],"to":[3,49,88,113],"foresee":[4],"the":[5,20,29,38,57,72,79,101,105,144,147],"day":[6],"when":[7],"prefabricated,":[8],"programmable":[9],"devices":[10],"such":[11],"as":[12,19],"Field-Programmable":[13],"Gate":[14],"Arrays":[15],"(FPGAs)":[16],"are":[17,76],"used":[18,87],"dominant":[21],"silicon":[22],"implementation":[23],"medium.":[24],"This":[25],"paper":[26],"will":[27,54,99,123,139],"explore":[28],"forces":[30],"that":[31,35,45,122],"already":[32],"drive":[33],"in":[34,60,132],"direction":[36],"and":[37,41,96,104,110],"architecture,":[39],"CAD":[40,108],"circuit":[42,66],"enhancement":[43],"opportunities":[44],"may":[46],"also":[47],"help":[48],"make":[50],"it":[51],"happen.":[52],"We":[53,98],"focus":[55],"on":[56,71],"central":[58],"question":[59],"FPGA":[61],"architecture:":[62],"what":[63],"hard,":[64],"dedicated":[65],"structures":[67,75],"should":[68,129],"be":[69,86,124,130],"included":[70],"FPGA?":[73],"These":[74],"contrasted":[77],"with":[78,93],"regular":[80],"soft":[81,135,148],"fabric,":[82],"which":[83],"can":[84],"always":[85],"implement":[89],"logic":[90],"functions,":[91],"but":[92],"less":[94],"efficiency":[95],"performance.":[97],"discuss":[100],"trade-offs":[102],"involved,":[103],"requirements":[106],"for":[107],"tools":[109],"algorithms":[111],"needed":[112],"support":[114],"these":[115],"hard":[116,133],"structures.":[117],"An":[118],"interesting":[119],"specific":[120],"case":[121],"addressed":[125],"whether":[127],"processors":[128],"implemented":[131],"or":[134],"form.":[136],"Finally":[137],"we":[138],"look":[140],"an":[141],"alternative:":[142],"enhancing":[143],"capability":[145],"of":[146],"fabric":[149],"itself.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}