{"id":"https://openalex.org/W2158807610","doi":"https://doi.org/10.1109/ismvl.2003.1201407","title":"Multiple-valued dynamic source-coupled logic","display_name":"Multiple-valued dynamic source-coupled logic","publication_year":2004,"publication_date":"2004-06-22","ids":{"openalex":"https://openalex.org/W2158807610","doi":"https://doi.org/10.1109/ismvl.2003.1201407","mag":"2158807610"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2003.1201407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2003.1201407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tohoku.repo.nii.ac.jp/records/47546","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hanyu","raw_affiliation_strings":["Research Institute of Electrical Communications, University of Tohoku, Sendai, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communications, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038506578","display_name":"Ayako Mochizuki","orcid":"https://orcid.org/0000-0002-0702-334X"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Mochizuki","raw_affiliation_strings":["Research Institute of Electrical Communications, University of Tohoku, Sendai, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Institute of Electrical Communications, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037191455","display_name":"Michitaka Kameyama","orcid":"https://orcid.org/0000-0002-4245-9907"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kameyama","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":6.1774,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.97333301,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":null,"first_page":"207","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.788712739944458},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6483702659606934},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6260986924171448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6164321899414062},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5986637473106384},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5822504758834839},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5812854170799255},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5695251226425171},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5622060894966125},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5575349926948547},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5205451250076294},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4399350881576538},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.43278267979621887},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4207339286804199},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3759852349758148},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3463771939277649},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32483476400375366},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.221042662858963},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11382409930229187},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10032033920288086}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.788712739944458},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6483702659606934},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6260986924171448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6164321899414062},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5986637473106384},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5822504758834839},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5812854170799255},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5695251226425171},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5622060894966125},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5575349926948547},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5205451250076294},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4399350881576538},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.43278267979621887},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4207339286804199},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3759852349758148},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3463771939277649},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32483476400375366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.221042662858963},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11382409930229187},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10032033920288086},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ismvl.2003.1201407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2003.1201407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00918:0000477752","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/47546","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 33rd International Symposium on Multiple-Valued Logic, 2003","raw_type":"journal article"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:00918:0000477752","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/47546","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 33rd International Symposium on Multiple-Valued Logic, 2003","raw_type":"journal article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1555022240","https://openalex.org/W1563592233","https://openalex.org/W1593860718","https://openalex.org/W2050253948","https://openalex.org/W2063457355","https://openalex.org/W2079400665","https://openalex.org/W2102653533","https://openalex.org/W2120550029","https://openalex.org/W2133595964","https://openalex.org/W2284990248","https://openalex.org/W4285719527","https://openalex.org/W6695475781"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2102653533","https://openalex.org/W4242766712","https://openalex.org/W2112242076","https://openalex.org/W2082591327","https://openalex.org/W1601832081","https://openalex.org/W2032786864","https://openalex.org/W1491122910","https://openalex.org/W4293690685"],"abstract_inverted_index":{"A":[0,38],"new":[1],"multiple-valued":[2],"current-mode":[3],"(MVCM)":[4],"integrated":[5],"circuit":[6],"based":[7,80],"on":[8,81],"dynamic":[9,43,84],"source-coupled":[10],"logic":[11,24,44],"(SCL)":[12],"is":[13,86,97],"proposed":[14,83],"for":[15],"low-power":[16],"VLSI":[17],"applications.":[18],"The":[19],"use":[20],"of":[21,40,71,107],"a":[22,56,68,72,76,89],"precharge-evaluate":[23],"style":[25],"makes":[26,46],"steady":[27],"current":[28],"flow":[29],"cut":[30],"off,":[31],"thereby":[32],"greatly":[33],"saving":[34],"the":[35,51,82,108,114],"power":[36,52,95],"dissipation.":[37],"combination":[39],"SCL":[41,85],"and":[42],"styles":[45],"it":[47],"possible":[48],"to":[49,61,99],"reduce":[50],"dissipation":[53,96],"while":[54],"maintaining":[55],"highspeed":[57],"switching":[58,116],"capability":[59],"due":[60],"small":[62],"input-voltage":[63],"swing":[64],"with":[65,105],"SCL.":[66],"As":[67],"typical":[69],"example":[70],"high-performance":[73],"arithmetic":[74],"circuit,":[75],"radix-2":[77],"signed-digit":[78],"adder":[79],"implemented":[87],"in":[88,103],"0.18-/spl":[90],"mu/m":[91],"CMOS":[92,111],"technology.":[93],"Its":[94],"reduced":[98],"about":[100],"33":[101],"percent":[102],"comparison":[104],"that":[106],"corresponding":[109],"binary":[110],"implementation":[112],"under":[113],"normalized":[115],"delay.":[117]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}