{"id":"https://openalex.org/W2109475387","doi":"https://doi.org/10.1109/ismvl.2002.1011099","title":"A current-mode folding/interpolating CMOS analog to quaternary converter using binary to quaternary encoding block","display_name":"A current-mode folding/interpolating CMOS analog to quaternary converter using binary to quaternary encoding block","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2109475387","doi":"https://doi.org/10.1109/ismvl.2002.1011099","mag":"2109475387"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2002.1011099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112016042","display_name":"Sung Il Han","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sung Il Han","raw_affiliation_strings":["Department of Electronic Engineering, Inha University, Incheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Inha University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008910468","display_name":"S. Park","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung Yong Park","raw_affiliation_strings":["Department of Electronic Engineering, Inha University, Incheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Inha University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088879795","display_name":"Hyeon Kyeong Seong","orcid":null},"institutions":[{"id":"https://openalex.org/I9507","display_name":"Sangji University","ror":"https://ror.org/01gqe3t73","country_code":"KR","type":"education","lineage":["https://openalex.org/I9507"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeon Kyeong Seong","raw_affiliation_strings":["School of Computer and Information Engineering, Sangji University, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Computer and Information Engineering, Sangji University, South Korea","institution_ids":["https://openalex.org/I9507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014488079","display_name":"Heung Soo Kim","orcid":"https://orcid.org/0000-0001-7057-5174"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Heung Soo Kim","raw_affiliation_strings":["Department of Electronic Engineering, Inha University, Incheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Inha University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112016042"],"corresponding_institution_ids":["https://openalex.org/I191879574"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.16743847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"276","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6390388011932373},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.50107741355896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49287915229797363},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.4414721727371216},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37611186504364014},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2523214817047119}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6390388011932373},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.50107741355896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49287915229797363},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.4414721727371216},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37611186504364014},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2523214817047119}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2002.1011099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W151436581","https://openalex.org/W578045540","https://openalex.org/W1501467024","https://openalex.org/W1595218357","https://openalex.org/W1637060110","https://openalex.org/W1965460613","https://openalex.org/W1977345835","https://openalex.org/W2035087559","https://openalex.org/W2081593558","https://openalex.org/W2099047906","https://openalex.org/W2103855988","https://openalex.org/W2160963570","https://openalex.org/W2161585002","https://openalex.org/W3210412825","https://openalex.org/W4240622249","https://openalex.org/W6616763117","https://openalex.org/W6638669846","https://openalex.org/W6671091911","https://openalex.org/W6674613387","https://openalex.org/W6675704898"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2899084033","https://openalex.org/W3014521742","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2376932109","https://openalex.org/W2109445684","https://openalex.org/W2156154954"],"abstract_inverted_index":{"A":[0,22,46],"current-mode":[1,23,42],"folding":[2,25],"and":[3,38,89,119],"interpolating":[4],"analog":[5],"to":[6,13,30,56,62,69,74],"quaternary":[7,14,64,84],"digital":[8],"converter":[9,49],"(AQC)":[10],"with":[11,126],"binary":[12,59],"encoder":[15],"has":[16,27,51],"been":[17,28,52],"proposed":[18,53,72,101],"in":[19],"this":[20],"paper.":[21],"three-level":[24],"amplifier":[26],"employed":[29],"reduce":[31],"the":[32,58,63,71,83,94,100,107],"number":[33],"of":[34,82,93,106,116,123,131],"reference":[35],"current":[36],"sources":[37],"a":[39,78,113,120,127,135],"low":[40,90],"impedance":[41],"approach":[43],"is":[44],"adopted.":[45],"voltage":[47],"level":[48],"circuit":[50],"not":[54],"only":[55],"encode":[57],"output":[60,65],"signal":[61],"signal,":[66],"but":[67],"also":[68],"enable":[70],"AQC":[73,95,111],"be":[75],"applied":[76],"as":[77],"starting":[79],"point":[80],"device":[81],"logic.":[85],"Fast":[86],"settling":[87],"time":[88],"power":[91,121,129],"consumption":[92],"are":[96],"achieved":[97],"by":[98],"utilising":[99],"architecture.":[102],"The":[103],"simulation":[104],"results":[105],"designed":[108],"4":[109],"digit":[110],"show":[112],"sampling":[114],"rate":[115],"14":[117],"MHz":[118],"dissipation":[122],"150":[124],"mW":[125],"single":[128],"supply":[130],"3.3":[132],"V":[133],"for":[134],"double":[136],"poly":[137],"four":[138],"metal":[139],"standard":[140],"CMOS":[141],"0.35":[142],"/spl":[143],"mu/m":[144],"n-well":[145],"technology.":[146]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}