{"id":"https://openalex.org/W2140414722","doi":"https://doi.org/10.1109/ismvl.2002.1011092","title":"Efficient bridging fault simulation of sequential circuits based on multi-valued logics","display_name":"Efficient bridging fault simulation of sequential circuits based on multi-valued logics","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2140414722","doi":"https://doi.org/10.1109/ismvl.2002.1011092","mag":"2140414722"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2002.1011092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027416202","display_name":"Ilia Polian","orcid":"https://orcid.org/0000-0002-6563-2725"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"I. Polian","raw_affiliation_strings":["Institute of Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","Institute of Computer Science, Albert-Ludwigs-University, Freiburg, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Institute of Computer Science, Albert-Ludwigs-University, Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113076316","display_name":"P. Engelke","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Engelke","raw_affiliation_strings":["Institute of Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","Institute of Computer Science, Albert-Ludwigs-University, Freiburg, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Institute of Computer Science, Albert-Ludwigs-University, Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038861833","display_name":"Bernd Becker","orcid":"https://orcid.org/0000-0003-4031-3258"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Becker","raw_affiliation_strings":["Institute of Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","Institute of Computer Science, Albert-Ludwigs-University, Freiburg, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, Albert Ludwig University, Freiburg im Breisgau, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Institute of Computer Science, Albert-Ludwigs-University, Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027416202"],"corresponding_institution_ids":["https://openalex.org/I161046081"],"apc_list":null,"apc_paid":null,"fwci":1.5093,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.83760351,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"216","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.9633471965789795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7213022708892822},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.694855809211731},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.6627954244613647},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6079621315002441},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5508716106414795},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5094907879829407},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4777792692184448},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3799664378166199},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3236825466156006},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19888797402381897},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13172677159309387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11199811100959778}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.9633471965789795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7213022708892822},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.694855809211731},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.6627954244613647},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6079621315002441},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5508716106414795},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5094907879829407},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4777792692184448},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3799664378166199},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3236825466156006},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19888797402381897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13172677159309387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11199811100959778},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2002.1011092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1594478260","https://openalex.org/W1652447308","https://openalex.org/W1830318039","https://openalex.org/W1961775031","https://openalex.org/W1969896938","https://openalex.org/W2028249537","https://openalex.org/W2119393576","https://openalex.org/W2119779484","https://openalex.org/W2123181463","https://openalex.org/W2123648211","https://openalex.org/W2129895758","https://openalex.org/W2148562568","https://openalex.org/W2154446644","https://openalex.org/W2161476118","https://openalex.org/W2163233368","https://openalex.org/W2169878956","https://openalex.org/W2171908682","https://openalex.org/W3139599180","https://openalex.org/W4256658518","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W1965850601","https://openalex.org/W2978427427","https://openalex.org/W2767573821","https://openalex.org/W2386022279","https://openalex.org/W2243536805","https://openalex.org/W2085176210","https://openalex.org/W2151104031","https://openalex.org/W2363153189","https://openalex.org/W2002133727","https://openalex.org/W2135599925"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,18,27,56],"concept":[3],"of":[4,20,55],"a":[5],"multi-valued":[6],"logic":[7],"simulator":[8],"for":[9,17,42],"bridging":[10,43],"faults":[11],"in":[12,23,36],"sequential":[13],"circuits.":[14],"Different":[15],"models":[16],"handling":[19],"intermediate":[21],"values":[22],"flip":[24],"flops":[25],"on":[26],"digital":[28],"design":[29],"level":[30],"can":[31],"be":[32],"integrated":[33],"and":[34,53],"result":[35],"an":[37],"expected":[38],"realistic":[39],"behavior":[40],"area":[41],"faults.":[44],"Several":[45],"experimental":[46],"results":[47],"are":[48],"given":[49],"to":[50],"underline":[51],"properties":[52],"advantages":[54],"simulation":[57],"technique.":[58]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}