{"id":"https://openalex.org/W2116473566","doi":"https://doi.org/10.1109/ismvl.2002.1011085","title":"Multiple-valued logic-in-memory VLSI based on ferroelectric capacitor storage and charge addition","display_name":"Multiple-valued logic-in-memory VLSI based on ferroelectric capacitor storage and charge addition","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2116473566","doi":"https://doi.org/10.1109/ismvl.2002.1011085","mag":"2116473566"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2002.1011085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://tohoku.repo.nii.ac.jp/records/47741","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110751525","display_name":"H. Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Kimura","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hanyu","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037191455","display_name":"Michitaka Kameyama","orcid":"https://orcid.org/0000-0002-4245-9907"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kameyama","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","Graduate School of Information Science, TOHOKU University, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Graduate School of Information Science, TOHOKU University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110751525"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18336305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"161","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7122857570648193},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7102048993110657},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.62616366147995},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5829596519470215},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4903535842895508},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4731151759624481},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4554334580898285},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4552108943462372},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4406408667564392},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42431437969207764},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3935673236846924},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.36111676692962646},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3258971571922302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3223218023777008},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28001630306243896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1892717182636261},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08564049005508423}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7122857570648193},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7102048993110657},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.62616366147995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5829596519470215},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4903535842895508},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4731151759624481},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4554334580898285},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4552108943462372},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4406408667564392},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42431437969207764},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3935673236846924},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.36111676692962646},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3258971571922302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3223218023777008},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28001630306243896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1892717182636261},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08564049005508423}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ismvl.2002.1011085","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:00918:0000477947","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/47741","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Multiple-Valued Logic, 2002. ISMVL 2002. Proceedings 32nd IEEE International Symposium on","raw_type":"journal article"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:00918:0000477947","is_oa":true,"landing_page_url":"https://tohoku.repo.nii.ac.jp/records/47741","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Multiple-Valued Logic, 2002. ISMVL 2002. Proceedings 32nd IEEE International Symposium on","raw_type":"journal article"},"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1516951206","https://openalex.org/W1969911580","https://openalex.org/W1984906196","https://openalex.org/W2010788281","https://openalex.org/W2050253948","https://openalex.org/W2105178422","https://openalex.org/W2112553085","https://openalex.org/W2126247922","https://openalex.org/W2130622795","https://openalex.org/W2136268150","https://openalex.org/W2169950191","https://openalex.org/W2484221342","https://openalex.org/W2550443172","https://openalex.org/W6729337864"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2555624222","https://openalex.org/W1488117239","https://openalex.org/W2082788688","https://openalex.org/W1553855433","https://openalex.org/W2304188393","https://openalex.org/W2051956260","https://openalex.org/W2016936938","https://openalex.org/W2146588118","https://openalex.org/W3129977055"],"abstract_inverted_index":{"A":[0],"multiple-valued":[1],"logic-in-memory":[2],"VLSI":[3,13],"using":[4],"ferroelectric":[5,27],"capacitors":[6],"is":[7,69,73],"proposed":[8],"to":[9,32,75],"realize":[10],"an":[11],"arithmetic-oriented":[12],"with":[14,65],"real-time":[15,37],"programmable":[16,38],"capacitor":[17,28],"storage.":[18],"The":[19],"use":[20],"of":[21,77],"a":[22,26,36,43,49,54,59,62,66,78],"remnant-polarization":[23],"charge":[24],"on":[25],"makes":[29],"it":[30],"possible":[31],"perform":[33],"not":[34],"only":[35],"storage":[39,67],"function":[40],"but":[41],"also":[42],"linear-sum":[44],"function,":[45],"thereby":[46],"resulting":[47],"in":[48],"compact":[50],"hardware":[51],"while":[52],"maintaining":[53],"high-speed":[55],"processing":[56],"capability.":[57],"As":[58],"design":[60],"example,":[61],"full":[63],"adder":[64],"capability":[68],"evaluated.":[70],"Its":[71],"performance":[72],"superior":[74],"that":[76],"corresponding":[79],"binary":[80],"CMOS":[81],"implementation.":[82]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}