{"id":"https://openalex.org/W2111186494","doi":"https://doi.org/10.1109/ismvl.2002.1011083","title":"PODEM based on static testability measures and dynamic testability measures for multiple-valued logic circuits","display_name":"PODEM based on static testability measures and dynamic testability measures for multiple-valued logic circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2111186494","doi":"https://doi.org/10.1109/ismvl.2002.1011083","mag":"2111186494"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2002.1011083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001915732","display_name":"Naotake Kamiura","orcid":"https://orcid.org/0000-0001-7388-7624"},"institutions":[{"id":"https://openalex.org/I3131730746","display_name":"Himeji University","ror":"https://ror.org/031q06g37","country_code":"JP","type":"education","lineage":["https://openalex.org/I3131730746"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"N. Kamiura","raw_affiliation_strings":["Department of Computer Engineering, Himeji Institute of Technology, Himeji, Japan","Dept. of Comput. Eng., Himeji Inst. of Technol., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Himeji Institute of Technology, Himeji, Japan","institution_ids":["https://openalex.org/I3131730746"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Himeji Inst. of Technol., Japan","institution_ids":["https://openalex.org/I3131730746"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014209466","display_name":"Teijiro Isokawa","orcid":"https://orcid.org/0000-0001-6503-5907"},"institutions":[{"id":"https://openalex.org/I3131730746","display_name":"Himeji University","ror":"https://ror.org/031q06g37","country_code":"JP","type":"education","lineage":["https://openalex.org/I3131730746"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Isokawa","raw_affiliation_strings":["Department of Computer Engineering, Himeji Institute of Technology, Himeji, Japan","Dept. of Comput. Eng., Himeji Inst. of Technol., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Himeji Institute of Technology, Himeji, Japan","institution_ids":["https://openalex.org/I3131730746"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Himeji Inst. of Technol., Japan","institution_ids":["https://openalex.org/I3131730746"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016517866","display_name":"Nobuyuki Matsui","orcid":"https://orcid.org/0000-0002-6145-6461"},"institutions":[{"id":"https://openalex.org/I3131730746","display_name":"Himeji University","ror":"https://ror.org/031q06g37","country_code":"JP","type":"education","lineage":["https://openalex.org/I3131730746"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Matsui","raw_affiliation_strings":["Department of Computer Engineering, Himeji Institute of Technology, Himeji, Japan","Dept. of Comput. Eng., Himeji Inst. of Technol., Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Himeji Institute of Technology, Himeji, Japan","institution_ids":["https://openalex.org/I3131730746"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Himeji Inst. of Technol., Japan","institution_ids":["https://openalex.org/I3131730746"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001915732"],"corresponding_institution_ids":["https://openalex.org/I3131730746"],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55031661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"j76 d i","issue":null,"first_page":"149","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8459622263908386},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.715025782585144},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.643101692199707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5973633527755737},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5667270421981812},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5580970048904419},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5095117688179016},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4740592837333679},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4737844169139862},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3776330351829529},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3189917206764221},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11743903160095215}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8459622263908386},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.715025782585144},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.643101692199707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5973633527755737},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5667270421981812},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5580970048904419},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5095117688179016},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4740592837333679},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4737844169139862},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3776330351829529},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3189917206764221},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11743903160095215},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2002.1011083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1484460441","https://openalex.org/W1554885925","https://openalex.org/W1604209430","https://openalex.org/W1928527161","https://openalex.org/W1981519962","https://openalex.org/W1987378013","https://openalex.org/W2017109565","https://openalex.org/W2123546775","https://openalex.org/W2149107969","https://openalex.org/W2151155724","https://openalex.org/W2159822991","https://openalex.org/W2162256736","https://openalex.org/W2279567583","https://openalex.org/W4302458519","https://openalex.org/W6628898360","https://openalex.org/W6647122475","https://openalex.org/W6694990764"],"related_works":["https://openalex.org/W2332386680","https://openalex.org/W1983142522","https://openalex.org/W1986570998","https://openalex.org/W2782529250","https://openalex.org/W2037921533","https://openalex.org/W2508171592","https://openalex.org/W2801563517","https://openalex.org/W2130864543","https://openalex.org/W2168652618","https://openalex.org/W2127247647"],"abstract_inverted_index":{"In":[0,48],"this":[1],"paper,":[2],"PODEM":[3],"for":[4,104],"multiple-valued":[5],"logic":[6],"circuits":[7,82],"is":[8,72,88],"proposed.":[9],"It":[10],"consists":[11],"of":[12,46,52,62],"the":[13,21,44,50,85,100,105],"D-propagation,":[14],"implication":[15],"and":[16,39,65],"backtracing":[17,24],"operation.":[18],"To":[19],"guide":[20],"D-propagation":[22],"(or":[23,27],"operation),":[25],"observability":[26],"controllability)":[28],"measures":[29,56,71],"are":[30,33],"introduced.":[31],"They":[32],"computed":[34],"by":[35],"simple":[36],"recursive":[37],"formulas,":[38],"enable":[40],"us":[41],"to":[42,58,68],"reduce":[43],"frequency":[45],"backtracking.":[47],"addition,":[49],"scheme":[51,87],"exploiting":[53],"static":[54],"testability":[55,70],"up":[57],"a":[59],"certain":[60],"stage":[61],"test":[63,94,106],"generation":[64],"then":[66],"resorting":[67],"dynamic":[69],"incorporated":[73],"into":[74],"PODEM.":[75],"The":[76],"experimental":[77],"results":[78],"on":[79],"ternary":[80],"benchmark":[81],"show":[83],"that":[84],"above":[86],"useful":[89],"in":[90],"generating":[91],"as":[92,96],"many":[93],"patterns":[95],"possible":[97],"whilst":[98],"shortening":[99],"total":[101],"time":[102],"required":[103],"generation.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}