{"id":"https://openalex.org/W2103437138","doi":"https://doi.org/10.1109/ismvl.2002.1011075","title":"Design and implementation of error detection and correction circuitry for multilevel memory protection","display_name":"Design and implementation of error detection and correction circuitry for multilevel memory protection","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2103437138","doi":"https://doi.org/10.1109/ismvl.2002.1011075","mag":"2103437138"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2002.1011075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089035691","display_name":"B. Polianskikh","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"B. Polianskikh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng.,, McGill Univ., Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, McGill Univ., Montreal, Que., Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":null,"display_name":"Z. Zilic","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Z. Zilic","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","Dept. of Electr. & Comput. Eng.,, McGill Univ., Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, McGill Univ., Montreal, Que., Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089035691"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":1.0262,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77391056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"32","issue":null,"first_page":"89","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7614984512329102},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6611768007278442},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5673074722290039},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.484264075756073},{"id":"https://openalex.org/keywords/parity-bit","display_name":"Parity bit","score":0.4648379981517792},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4484621286392212},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4157807230949402},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4097191393375397},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.39672189950942993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34874996542930603},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3386958837509155},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2588834762573242},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.12613758444786072},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.12022984027862549},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11249595880508423}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7614984512329102},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6611768007278442},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5673074722290039},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.484264075756073},{"id":"https://openalex.org/C131521367","wikidata":"https://www.wikidata.org/wiki/Q625502","display_name":"Parity bit","level":2,"score":0.4648379981517792},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4484621286392212},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4157807230949402},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4097191393375397},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.39672189950942993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34874996542930603},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3386958837509155},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2588834762573242},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.12613758444786072},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.12022984027862549},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11249595880508423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2002.1011075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1523087909","https://openalex.org/W1551819452","https://openalex.org/W2131242715","https://openalex.org/W2145955605","https://openalex.org/W2154176871","https://openalex.org/W2157024459","https://openalex.org/W2167182882","https://openalex.org/W2312852230","https://openalex.org/W2562399749","https://openalex.org/W6683178885","https://openalex.org/W6684619581","https://openalex.org/W7036844325"],"related_works":["https://openalex.org/W2110991008","https://openalex.org/W1906576859","https://openalex.org/W2306469233","https://openalex.org/W2000201823","https://openalex.org/W2065356549","https://openalex.org/W2118844295","https://openalex.org/W2116314988","https://openalex.org/W2149051075","https://openalex.org/W1904882201","https://openalex.org/W2061536619"],"abstract_inverted_index":{"Traditional":[0],"memories":[1,42,96],"use":[2,112,161,171],"only":[3],"two":[4,145],"levels":[5],"per":[6,17],"cell":[7,22],"(0/1),":[8],"which":[9,193],"limits":[10],"their":[11,111],"storage":[12],"capacity":[13],"to":[14,91,116,170,184,207],"1":[15],"bit":[16],"cell.":[18,123],"By":[19],"doubling":[20],"the":[21,26,29,32,53,81,84,92,154,157,175,194,203],"capacity,":[23],"we":[24,127],"increase":[25,152],"density":[27],"of":[28,34,41,49,55,65,83,156,162,210],"memory":[30,61],"at":[31],"expense":[33],"its":[35,66],"reliability.":[36],"There":[37],"are":[38],"several":[39],"types":[40],"that":[43,88,133,140,167],"employ":[44,97],"multi-level":[45,57],"techniques.":[46],"The":[47,63,76,179,199],"subject":[48],"this":[50,125],"paper":[51],"is":[52,68,74,78,89,113,182],"design":[54],"a":[56,71,121,138,150,186,190],"dynamic":[58],"random":[59],"access":[60],"(MLDRAM).":[62],"problem":[64],"reliability":[67,155],"investigated":[69],"and":[70,99,212],"practical":[72,215],"solution":[73,77],"proposed.":[75],"based":[79],"on":[80],"organization":[82],"error-correcting":[85],"code":[86],"(ECC)":[87],"tuned":[90],"MLDRAM":[93,204],"implementation.":[94],"Conventional":[95],"single-error-correcting":[98],"double-error-detecting":[100],"(SEC-DED)":[101],"ECCs.":[102],"While":[103],"such":[104,137],"codes":[105],"have":[106],"been":[107],"considered":[108],"for":[109,174,216],"MLDRAMs,":[110],"inefficient,":[114],"due":[115],"likely":[117],"double-bit":[118],"errors":[119],"in":[120,136,153,189],"single":[122],"For":[124],"reason,":[126],"propose":[128],"an":[129],"induced":[130],"ECC":[131,135,148,196],"architecture":[132],"uses":[134],"way":[139],"no":[141],"common":[142],"error":[143,188],"corrupts":[144],"bits.":[146],"Induced":[147],"allows":[149,168],"significant":[151],"MLDRAM,":[158,192],"by":[159],"making":[160],"improved":[163],"check-bit":[164],"generation":[165,177],"circuitry":[166],"us":[169],"less":[172],"space":[173],"parity-bit":[176],"circuitry.":[178],"suggested":[180],"approach":[181],"able":[183],"correct":[185],"two-bit":[187],"two-bits-per-cell":[191],"basic":[195],"cannot":[197],"correct.":[198],"proposed":[200],"solutions":[201],"make":[202],"more":[205,214],"tolerant":[206],"any":[208],"kind":[209],"fault,":[211],"consequently":[213],"mass":[217],"production.":[218]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}