{"id":"https://openalex.org/W2115874005","doi":"https://doi.org/10.1109/ismvl.2002.1011072","title":"Voltage comparator circuits for multiple-valued CMOS logic","display_name":"Voltage comparator circuits for multiple-valued CMOS logic","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2115874005","doi":"https://doi.org/10.1109/ismvl.2002.1011072","mag":"2115874005"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2002.1011072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000228071","display_name":"Yaofeng Guo","orcid":"https://orcid.org/0000-0002-8483-4410"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Y.B. Guo","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Davis, CA","Dept. of Electr. & Comput. Eng, California Univ., Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Davis, CA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, California Univ., Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014071543","display_name":"K.W. Current","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.W. Current","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of California, Davis, CA, USA","Dept. of Electr. & Comput. Eng, California Univ., Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, California Univ., Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000228071"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":0.8813,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75366607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"67","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8886083364486694},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8180677890777588},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6855924725532532},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5868213772773743},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5742369294166565},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.5318811535835266},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.525915265083313},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5230161547660828},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.513067364692688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4837341606616974},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.46168819069862366},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4328831136226654},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42580458521842957},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.423193097114563},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4116533398628235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29793715476989746},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2592664659023285},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16987985372543335},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14281335473060608}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8886083364486694},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8180677890777588},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6855924725532532},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5868213772773743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5742369294166565},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.5318811535835266},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.525915265083313},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5230161547660828},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.513067364692688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4837341606616974},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.46168819069862366},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4328831136226654},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42580458521842957},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.423193097114563},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4116533398628235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29793715476989746},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2592664659023285},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16987985372543335},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14281335473060608},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2002.1011072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2002.1011072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 32nd IEEE International Symposium on Multiple- Valued Logic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1599869874","https://openalex.org/W2025922849","https://openalex.org/W2102653533","https://openalex.org/W2114410260","https://openalex.org/W2120550029","https://openalex.org/W2133499166","https://openalex.org/W2158578254","https://openalex.org/W2160122484","https://openalex.org/W2166856872","https://openalex.org/W6636018061"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2894573466","https://openalex.org/W2171566066","https://openalex.org/W2965791759","https://openalex.org/W1485027372","https://openalex.org/W1889611132","https://openalex.org/W2108907112","https://openalex.org/W2539423522","https://openalex.org/W2554253794","https://openalex.org/W2982660917"],"abstract_inverted_index":{"A":[0],"new":[1],"voltage-mode":[2],"comparator":[3,15,77,121],"circuit":[4,44,67],"for":[5,17,104,137,148],"use":[6,20,80],"in":[7,171],"CMOS":[8,109,153,168],"multiple-valued":[9],"logic":[10,82,169],"circuits":[11,16,78,83,99,122,170],"is":[12],"introduced.":[13],"Existing":[14],"this":[18],"application":[19],"static":[21,28,43,81,88,92,124],"current":[22,49,63,89],"or":[23,30],"clocking":[24,31],"and":[25,54,71,84,90,111,147],"thus":[26,85],"consume":[27],"power":[29,38,114,125,159],"power.":[32,94],"In":[33],"order":[34,128],"to":[35],"reduce":[36],"these":[37,98,120],"requirements,":[39],"we":[40],"have":[41],"examined":[42],"designs":[45],"that":[46,79,117],"eliminate":[47],"DC":[48,62],"paths":[50,64],"when":[51],"the":[52,127,133,138,143,172],"inputs":[53],"outputs":[55],"are":[56,155,161],"at":[57],"logical":[58],"values.":[59],"Elimination":[60],"of":[61,97,119,129,142,165],"requires":[65],"increased":[66],"complexity,":[68],"layout":[69],"area,":[70],"signal":[72],"delay.":[73],"This":[74],"paper":[75],"proposes":[76],"require":[86],"no":[87,91],"(DC)":[93],"HSPICE":[95],"simulations":[96],"using":[100],"model":[101,134],"parameter":[102,135],"values":[103,136],"a":[105,112,149],"0.35-/spl":[106,144],"mu/m":[107,145,151],"n-well":[108],"technology":[110,146,154],"3.3-volt":[113],"supply":[115],"show":[116],"each":[118],"consumes":[123],"on":[126],"nW.":[130],"Simulations":[131],"with":[132,163],"thick-oxide":[139],"(5-volt)":[140,152],"option":[141],"1.2-/spl":[150],"also":[156],"presented.":[157],"These":[158],"levels":[160],"consistent":[162],"those":[164],"standard":[166],"binary":[167],"same":[173],"technologies.":[174]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}