{"id":"https://openalex.org/W4416963801","doi":"https://doi.org/10.1109/islped65674.2025.11261811","title":"RIMIX: RISC-V Core with MIXed-Precision SIMD Instruction Extensions Supported by Oracle-Assisted Sub-Network Search for Efficient TinyML","display_name":"RIMIX: RISC-V Core with MIXed-Precision SIMD Instruction Extensions Supported by Oracle-Assisted Sub-Network Search for Efficient TinyML","publication_year":2025,"publication_date":"2025-08-06","ids":{"openalex":"https://openalex.org/W4416963801","doi":"https://doi.org/10.1109/islped65674.2025.11261811"},"language":null,"primary_location":{"id":"doi:10.1109/islped65674.2025.11261811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped65674.2025.11261811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Jiyong Park","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jiyong Park","raw_affiliation_strings":["Korea University,School of Electrical Engineering,South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,School of Electrical Engineering,South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089991693","display_name":"Dahoon Park","orcid":"https://orcid.org/0000-0002-8047-2416"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dahoon Park","raw_affiliation_strings":["Korea University,School of Electrical Engineering,South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,School of Electrical Engineering,South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yeeun Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yeeun Hong","raw_affiliation_strings":["Korea University,School of Electrical Engineering,South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,School of Electrical Engineering,South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103272968","display_name":"Jaeha Kung","orcid":"https://orcid.org/0000-0002-2027-8531"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeha Kung","raw_affiliation_strings":["Korea University,School of Electrical Engineering,South Korea"],"affiliations":[{"raw_affiliation_string":"Korea University,School of Electrical Engineering,South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36598043,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.335099995136261,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.335099995136261,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.21889999508857727,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0608999989926815,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5934000015258789},{"id":"https://openalex.org/keywords/oracle","display_name":"Oracle","score":0.5658000111579895},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5095000267028809},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4316999912261963},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.4081000089645386},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.39590001106262207},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3668000102043152},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.31450000405311584}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8495000004768372},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5934000015258789},{"id":"https://openalex.org/C55166926","wikidata":"https://www.wikidata.org/wiki/Q2892946","display_name":"Oracle","level":2,"score":0.5658000111579895},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5095000267028809},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4316999912261963},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4255000054836273},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.4081000089645386},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.39590001106262207},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3675000071525574},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3668000102043152},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.31450000405311584},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.3107999861240387},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.30889999866485596},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.30079999566078186},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.2964000105857849},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29420000314712524},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.27959999442100525},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.27309998869895935},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.2709999978542328},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.2615000009536743},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26019999384880066},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.25600001215934753},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped65674.2025.11261811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped65674.2025.11261811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2194775991","https://openalex.org/W2963163009","https://openalex.org/W2982479999","https://openalex.org/W3034644181","https://openalex.org/W3036554530","https://openalex.org/W3040522390","https://openalex.org/W3096533519","https://openalex.org/W3204296682","https://openalex.org/W3214724704","https://openalex.org/W4283806531","https://openalex.org/W4312310654","https://openalex.org/W4386075607","https://openalex.org/W4391547488","https://openalex.org/W4400488219","https://openalex.org/W4402426679","https://openalex.org/W4402753529"],"related_works":[],"abstract_inverted_index":{"As":[0],"the":[1,4,18,89,115,156,163,185,196,209,224,233,238],"size":[2],"of":[3,20,74,91],"deep":[5],"learning":[6],"model":[7,126,164],"increases,":[8],"mixed-precision":[9,24,67,130,153],"quantization":[10],"has":[11],"become":[12],"an":[13,57,62,84,99,136],"efficient":[14],"compression":[15],"technique.":[16],"However,":[17],"lack":[19],"MCU":[21],"support":[22,46],"for":[23,66,135,152],"computation":[25],"limits":[26],"its":[27],"performance":[28],"in":[29,218],"running":[30,219],"tinyML":[31,92],"tasks.":[32],"To":[33,87,112],"address":[34],"this":[35],"issue,":[36],"we":[37,96,118,133,161],"propose":[38,119,179],"a":[39,70,109,120,143,150,180],"RISC-V":[40],"core,":[41],"named":[42],"RIMIX,":[43,95],"designed":[44],"to":[45,79,104,193,232],"various":[47],"bit":[48,59,175],"combinations":[49],"with":[50,94,165],"minimal":[51],"hardware":[52],"overhead.":[53],"The":[54],"RIMIX":[55,190],"features":[56],"optimized":[58,106,145],"packing":[60],"mechanism,":[61],"extended":[63],"ISA":[64],"tailored":[65],"arithmetic,":[68],"and":[69,129],"neural":[71,101],"unit":[72],"capable":[73],"multi-precision":[75],"computations,":[76],"achieving":[77],"up":[78,114],"28.6":[80],"\u00d7":[81],"speedup":[82],"over":[83],"Ibex":[85],"core.":[86],"maximize":[88],"quality":[90],"processing":[93],"also":[97],"present":[98],"oracle-based":[100],"architecture":[102,158],"search":[103,116,128,134,206],"discover":[105],"models":[107],"under":[108],"target":[110,197],"constraint.":[111],"speed":[113],"process,":[117],"novel":[121],"two-stage":[122],"approach":[123],"that":[124,147,169],"decouples":[125],"topology":[127],"training.":[131,154],"First,":[132],"oracle":[137,157,186],"network":[138,146],"using":[139],"training-free":[140],"NAS,":[141],"i.e.,":[142],"high-bit":[144],"serves":[148],"as":[149],"basis":[151],"Once":[155],"is":[159],"identified,":[160],"distill":[162],"weight":[166],"sharing":[167],"so":[168],"it":[170],"performs":[171],"well":[172],"on":[173,237],"any":[174],"combinations.":[176],"We":[177],"further":[178],"sub-network":[181,200],"selection":[182,201],"strategy":[183],"from":[184],"network,":[187],"considering":[188],"actual":[189],"instruction":[191],"cycles":[192],"better":[194],"meet":[195],"constraints.":[198],"Our":[199],"method":[202,213,236],"outperforms":[203],"conventional":[204],"BOPs-based":[205],"methods.":[207],"Finally,":[208],"proposed":[210],"SW/HW":[211],"co-design":[212],"enables":[214],"2.0\u00d7":[215],"faster":[216],"execution":[217],"TinyML":[220],"tasks":[221],"while":[222],"keeping":[223],"accuracy":[225],"drop":[226],"by":[227],"less":[228],"than":[229],"2%":[230],"compared":[231],"existing":[234],"state-of-the-art":[235],"Artix-7":[239],"FPGA":[240],"board.":[241]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-12-03T00:00:00"}