{"id":"https://openalex.org/W4416963267","doi":"https://doi.org/10.1109/islped65674.2025.11261769","title":"Design Techniques for Ultra-low Power Cryogenic CMOS for Quantum Computing Applications","display_name":"Design Techniques for Ultra-low Power Cryogenic CMOS for Quantum Computing Applications","publication_year":2025,"publication_date":"2025-08-06","ids":{"openalex":"https://openalex.org/W4416963267","doi":"https://doi.org/10.1109/islped65674.2025.11261769"},"language":null,"primary_location":{"id":"doi:10.1109/islped65674.2025.11261769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped65674.2025.11261769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082289150","display_name":"Sudipto Chakraborty","orcid":"https://orcid.org/0000-0001-9884-5850"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sudipto Chakraborty","raw_affiliation_strings":["IBM T.J.Watson Research Center,NY,USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J.Watson Research Center,NY,USA","institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060639385","display_name":"Pat Rosno","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pat Rosno","raw_affiliation_strings":["IBM Systems,Rochester,MN,USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems,Rochester,MN,USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063150723","display_name":"John F. Bulzacchelli","orcid":"https://orcid.org/0000-0002-8803-9553"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John F. Bulzacchelli","raw_affiliation_strings":["IBM T.J.Watson Research Center,NY,USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J.Watson Research Center,NY,USA","institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103165193","display_name":"D.J. Frank","orcid":"https://orcid.org/0009-0004-2536-4086"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David J. Frank","raw_affiliation_strings":["IBM T.J.Watson Research Center,NY,USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J.Watson Research Center,NY,USA","institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv V. Joshi","raw_affiliation_strings":["IBM T.J.Watson Research Center,NY,USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J.Watson Research Center,NY,USA","institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050853379","display_name":"Daniel J. Friedman","orcid":"https://orcid.org/0000-0002-6233-1759"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel J. Friedman","raw_affiliation_strings":["IBM T.J.Watson Research Center,NY,USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J.Watson Research Center,NY,USA","institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5082289150"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39466763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.20360000431537628,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.20360000431537628,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.13689999282360077,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.10689999908208847,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.732699990272522},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5651000142097473},{"id":"https://openalex.org/keywords/qubit","display_name":"Qubit","score":0.5407000184059143},{"id":"https://openalex.org/keywords/quantum-computer","display_name":"Quantum computer","score":0.5220999717712402},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47049999237060547},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46470001339912415},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4375999867916107},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.3804999887943268},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38029998540878296}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.732699990272522},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5651000142097473},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5516999959945679},{"id":"https://openalex.org/C203087015","wikidata":"https://www.wikidata.org/wiki/Q378201","display_name":"Qubit","level":3,"score":0.5407000184059143},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.5220999717712402},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49549999833106995},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47049999237060547},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46470001339912415},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4375999867916107},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4262000024318695},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.3804999887943268},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38029998540878296},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.3630000054836273},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.35920000076293945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3479999899864197},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3407999873161316},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.33809998631477356},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3228999972343445},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.3131999969482422},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2768999934196472},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.275299996137619},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.2750000059604645},{"id":"https://openalex.org/C58849907","wikidata":"https://www.wikidata.org/wiki/Q2118982","display_name":"Quantum gate","level":4,"score":0.2621000111103058},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.26080000400543213},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2574999928474426},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped65674.2025.11261769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped65674.2025.11261769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1576002325","https://openalex.org/W1963734567","https://openalex.org/W1984167858","https://openalex.org/W2026396481","https://openalex.org/W2027800196","https://openalex.org/W2044326050","https://openalex.org/W2098418255","https://openalex.org/W2108092028","https://openalex.org/W2118756733","https://openalex.org/W2121226030","https://openalex.org/W2143165612","https://openalex.org/W2173810284","https://openalex.org/W2428366285","https://openalex.org/W2755984005","https://openalex.org/W2921712855","https://openalex.org/W2947902637","https://openalex.org/W2950805899","https://openalex.org/W2963069249","https://openalex.org/W2963908124","https://openalex.org/W2978630019","https://openalex.org/W2979996741","https://openalex.org/W3015726702","https://openalex.org/W3037853801","https://openalex.org/W3090525179","https://openalex.org/W3129004273","https://openalex.org/W3135081570","https://openalex.org/W3174449415","https://openalex.org/W3183565616","https://openalex.org/W4220687857","https://openalex.org/W4220976953","https://openalex.org/W4221131174","https://openalex.org/W4296501430","https://openalex.org/W4386764049","https://openalex.org/W4403677696"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"design":[3,33,46],"techniques":[4,34],"for":[5,11],"ultra-low":[6],"power":[7],"cryogenic":[8],"CMOS":[9,60],"circuits":[10,27],"next":[12],"generation":[13],"quantum":[14],"computing":[15],"applications.":[16],"Specifically,":[17],"it":[18],"discusses":[19],"two":[20],"generations":[21],"of":[22,39],"fully":[23],"integrated":[24],"analog":[25],"front-end":[26],"realized":[28],"using":[29],"end-to-end":[30],"current":[31,49],"mode":[32,50],"to":[35],"realize":[36],"RF":[37],"control":[38],"qubits":[40],"at":[41],"4K":[42],"ambient":[43],"temperatures,":[44],"presenting":[45],"The":[47],"demonstrated":[48],"qubit":[51],"state":[52],"controller":[53],"designs":[54,63],"were":[55],"implemented":[56],"in":[57],"14nm":[58],"FinFET":[59],"technology;":[61],"these":[62],"consume":[64],"23.1mW":[65],"and":[66],"12.8mW":[67],"respectively.":[68]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-12-03T00:00:00"}