{"id":"https://openalex.org/W4416963252","doi":"https://doi.org/10.1109/islped65674.2025.11261703","title":"Transistor-to-GDS Reliability Analysis in Sub-3nm: Impact of Self-Heating and Aging on Timing","display_name":"Transistor-to-GDS Reliability Analysis in Sub-3nm: Impact of Self-Heating and Aging on Timing","publication_year":2025,"publication_date":"2025-08-06","ids":{"openalex":"https://openalex.org/W4416963252","doi":"https://doi.org/10.1109/islped65674.2025.11261703"},"language":null,"primary_location":{"id":"doi:10.1109/islped65674.2025.11261703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped65674.2025.11261703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5096739613","display_name":"Swati Deshwal","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Swati Deshwal","raw_affiliation_strings":["Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120582382","display_name":"Hadi Nour Eddine","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hadi Nour Eddine","raw_affiliation_strings":["Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044415469","display_name":"Mahdi Benkhelifa","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mahdi Benkhelifa","raw_affiliation_strings":["Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066812660","display_name":"Albi Mema","orcid":"https://orcid.org/0000-0001-7841-1975"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Albi Mema","raw_affiliation_strings":["Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077371510","display_name":"Yogesh Singh Chauhan","orcid":"https://orcid.org/0000-0002-3356-8917"},"institutions":[{"id":"https://openalex.org/I94234084","display_name":"Indian Institute of Technology Kanpur","ror":"https://ror.org/05pjsgx75","country_code":"IN","type":"education","lineage":["https://openalex.org/I94234084"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Yogesh S. Chauhan","raw_affiliation_strings":["Indian Institute of Technology,Department of Electrical Engineering,Kanpur,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology,Department of Electrical Engineering,Kanpur,India","institution_ids":["https://openalex.org/I94234084"]}]},{"author_position":"last","author":{"id":null,"display_name":"Hussam Amrouch","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hussam Amrouch","raw_affiliation_strings":["Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Munich Institute of Robotics and Machine Intelligence,Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design,Munich,Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.32882151,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.964900016784668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.964900016784668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.022600000724196434,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.003000000026077032,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7378000020980835},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5590000152587891},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5407999753952026},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5134000182151794},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4406000077724457},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.42179998755455017},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.39640000462532043},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.37709999084472656}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7378000020980835},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6305000185966492},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5590000152587891},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5407999753952026},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5134000182151794},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47029998898506165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4496999979019165},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4406000077724457},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.42179998755455017},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.39640000462532043},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.37709999084472656},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.3741999864578247},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.36660000681877136},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.35519999265670776},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3443000018596649},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34220001101493835},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.3411000072956085},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.31940001249313354},{"id":"https://openalex.org/C118820876","wikidata":"https://www.wikidata.org/wiki/Q4672283","display_name":"Accelerated aging","level":2,"score":0.31779998540878296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2939000129699707},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.29019999504089355},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28349998593330383},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.263700008392334}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped65674.2025.11261703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped65674.2025.11261703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1519358564","https://openalex.org/W1529164337","https://openalex.org/W2032151168","https://openalex.org/W2086871118","https://openalex.org/W2162517322","https://openalex.org/W2291787259","https://openalex.org/W2526944027","https://openalex.org/W2687730634","https://openalex.org/W2769815858","https://openalex.org/W2780706692","https://openalex.org/W2904569294","https://openalex.org/W2913404074","https://openalex.org/W2929001642","https://openalex.org/W2945263848","https://openalex.org/W2947630138","https://openalex.org/W2977321434","https://openalex.org/W3013100191","https://openalex.org/W3094742621","https://openalex.org/W3166995780","https://openalex.org/W4205118671","https://openalex.org/W4212770221","https://openalex.org/W4239412555","https://openalex.org/W4286394506","https://openalex.org/W4293243546","https://openalex.org/W4362563556","https://openalex.org/W4379116133","https://openalex.org/W4387042073","https://openalex.org/W4391622610","https://openalex.org/W4396689111","https://openalex.org/W4396949666","https://openalex.org/W4408017842","https://openalex.org/W4409311288","https://openalex.org/W4410226660"],"related_works":[],"abstract_inverted_index":{"As":[0],"transistor":[1],"scaling":[2],"advances":[3],"into":[4,121],"the":[5,39,54,138,145,148],"sub-3":[6],"nm":[7],"regime,":[8],"self-heating":[9],"effects":[10,120],"(SHE)":[11],"and":[12,26,43,50,68,106,125,141,153],"aging-induced":[13],"degradation":[14],"emerge":[15],"as":[16,156,158],"profound":[17],"challenges":[18],"that":[19,37],"threaten":[20],"timing":[21,128,134],"closure,":[22],"signal":[23],"integrity,":[24],"guardbands,":[25],"long-term":[27],"reliability.":[28],"This":[29],"work":[30],"presents":[31],"a":[32,63,109],"comprehensive":[33],"transistor-to-GDS":[34],"reliability":[35],"analysis":[36,129],"captures":[38],"impact":[40],"of":[41,113],"SHE":[42],"aging":[44,105],"in":[45,99,108],"nanosheet":[46],"field-effect":[47],"transistors":[48],"(NSFETs)":[49],"propagates":[51],"it":[52],"through":[53],"entire":[55],"design":[56],"stack":[57],"to":[58,96,115],"full-chip":[59],"signoff.":[60],"We":[61],"evaluate":[62],"64-bit":[64],"RISC-V":[65,139],"processor":[66],"core":[67,140],"an":[69],"AI":[70,146],"accelerator":[71],"containing":[72],"4096":[73],"Multiply-and-Accumulate":[74],"(MAC)":[75],"units,":[76],"both":[77],"implemented":[78],"using":[79],"gate-all-around":[80],"(GAA)":[81],"NSFET":[82],"technology.":[83],"TCAD":[84],"simulations,":[85],"carefully":[86],"calibrated":[87],"against":[88],"measurement":[89],"data,":[90],"reveal":[91],"local":[92],"temperature":[93],"rises":[94],"up":[95,114],"124":[97],"K":[98],"multi-stack":[100],"sheet":[101],"structures,":[102],"which":[103],"exacerbate":[104],"result":[107],"threshold":[110],"voltage":[111],"shift":[112],"42.3":[116],"mV.":[117],"Incorporating":[118],"these":[119],"standard":[122,160],"cell":[123,161],"characterization":[124],"commercial":[126],"signoff":[127],"uncovers":[130],"substantial":[131],"End-of-Life":[132],"(EOL)":[133],"degradation\u201437.7":[135],"%":[136,143],"for":[137,144,151,163],"61.7":[142],"accelerator\u2014highlighting":[147],"urgent":[149],"need":[150],"SHE-":[152],"aging-aware":[154],"methodologies,":[155],"well":[157],"reliability-optimized":[159],"libraries":[162],"advanced":[164],"nodes.":[165]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-12-03T00:00:00"}