{"id":"https://openalex.org/W4386859294","doi":"https://doi.org/10.1109/islped58423.2023.10244608","title":"Automatic Generation of Structured Macros Using Standard Cells \u2012 Application to CIM","display_name":"Automatic Generation of Structured Macros Using Standard Cells \u2012 Application to CIM","publication_year":2023,"publication_date":"2023-08-07","ids":{"openalex":"https://openalex.org/W4386859294","doi":"https://doi.org/10.1109/islped58423.2023.10244608"},"language":"en","primary_location":{"id":"doi:10.1109/islped58423.2023.10244608","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped58423.2023.10244608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024548698","display_name":"Christian Lanius","orcid":"https://orcid.org/0000-0001-7107-3782"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christian Lanius","raw_affiliation_strings":["RWTH Aachen University,Aachen,Germany","RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043984277","display_name":"Jie Lou","orcid":"https://orcid.org/0000-0003-0380-8585"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jie Lou","raw_affiliation_strings":["RWTH Aachen University,Aachen,Germany","RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014668111","display_name":"Johnson Loh","orcid":"https://orcid.org/0009-0001-2659-5255"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johnson Loh","raw_affiliation_strings":["RWTH Aachen University,Aachen,Germany","RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023628905","display_name":"Tobias Gemmeke","orcid":"https://orcid.org/0000-0003-1583-3411"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Gemmeke","raw_affiliation_strings":["RWTH Aachen University,Aachen,Germany","RWTH Aachen University, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]},{"raw_affiliation_string":"RWTH Aachen University, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024548698"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":1.2034,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79027729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9488322138786316},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7653464078903198},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6542245149612427},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6483937501907349},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6147059798240662},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.6092342734336853},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5702820420265198},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5618703961372375},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.4667853116989136},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.45794978737831116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4578612446784973},{"id":"https://openalex.org/keywords/guard","display_name":"Guard (computer science)","score":0.44466885924339294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4441315233707428},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4326295852661133},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4274140000343323},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4223170876502991},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.4108017683029175},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3843114972114563},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33163976669311523},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2617296874523163},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25408291816711426},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21640992164611816},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1798633337020874},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15640121698379517},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.13444983959197998},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1062447726726532}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9488322138786316},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7653464078903198},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6542245149612427},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6483937501907349},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6147059798240662},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.6092342734336853},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5702820420265198},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5618703961372375},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.4667853116989136},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.45794978737831116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4578612446784973},{"id":"https://openalex.org/C141141315","wikidata":"https://www.wikidata.org/wiki/Q2379942","display_name":"Guard (computer science)","level":2,"score":0.44466885924339294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4441315233707428},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4326295852661133},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4274140000343323},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4223170876502991},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.4108017683029175},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3843114972114563},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33163976669311523},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2617296874523163},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25408291816711426},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21640992164611816},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1798633337020874},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15640121698379517},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.13444983959197998},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1062447726726532}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped58423.2023.10244608","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped58423.2023.10244608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","id":"https://metadata.un.org/sdg/14","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1646126424","https://openalex.org/W1963882043","https://openalex.org/W1983394510","https://openalex.org/W2045146060","https://openalex.org/W2537959404","https://openalex.org/W2612093424","https://openalex.org/W2897269782","https://openalex.org/W2988212920","https://openalex.org/W3027968530","https://openalex.org/W3131543421","https://openalex.org/W3134526034","https://openalex.org/W3165929947","https://openalex.org/W3199086977","https://openalex.org/W4221038786","https://openalex.org/W4234212765","https://openalex.org/W4252769808","https://openalex.org/W4308089786","https://openalex.org/W4308732289","https://openalex.org/W4387411144","https://openalex.org/W6737776912","https://openalex.org/W6762512468","https://openalex.org/W6853067023"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W4280631195","https://openalex.org/W4242912623","https://openalex.org/W2076615226","https://openalex.org/W2110396545","https://openalex.org/W2030503305","https://openalex.org/W4386859294","https://openalex.org/W2306516855","https://openalex.org/W2543084892"],"abstract_inverted_index":{"Regularity":[0],"can":[1,29,45],"be":[2,30,46],"exploited":[3],"to":[4,21,97],"efficiently":[5],"describe,":[6],"place":[7],"and":[8,72,81,112],"route":[9],"logic":[10],"blocks":[11],"with":[12,54],"a":[13,18,34,50,63,66,114],"repetitive":[14],"structure.":[15],"We":[16,84],"present":[17],"design":[19,68],"flow":[20,37,61],"automatically":[22],"generate":[23],"regular,":[24],"standard-cell":[25],"based":[26],"designs,":[27,89],"which":[28],"seamlessly":[31,47],"integrated":[32,48],"into":[33,49],"traditional":[35],"digital":[36],"in":[38,87],"commercial":[39],"EDA":[40,93],"software.":[41],"The":[42,60],"generated":[43],"arrays":[44],"\u201csea":[51],"of":[52,65,92,116],"gates\u201d.":[53],"no":[55],"guard-rings":[56],"or":[57],"keep-out":[58],"areas.":[59],"takes":[62],"description":[64],"regular":[67],"as":[69],"an":[70],"input":[71],"generates":[73],"netlist,":[74],"placement,":[75],"constraints,":[76],"routing,":[77],"initial":[78],"parasitics":[79],"estimates":[80],"timing":[82],"information.":[83],"show":[85],"that,":[86],"example":[88],"the":[90,101,107],"run-time":[91],"tooling":[94],"is":[95],"up":[96],"2.5x":[98],"faster,":[99],"reduces":[100,106],"critical":[102],"path":[103],"by":[104,110],"47%,":[105],"metal":[108],"utilization":[109,115],"45%":[111],"achieves":[113],"93%.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}