{"id":"https://openalex.org/W4386859318","doi":"https://doi.org/10.1109/islped58423.2023.10244561","title":"Low Power Logic Obfuscation Through System Level Clock Gating","display_name":"Low Power Logic Obfuscation Through System Level Clock Gating","publication_year":2023,"publication_date":"2023-08-07","ids":{"openalex":"https://openalex.org/W4386859318","doi":"https://doi.org/10.1109/islped58423.2023.10244561"},"language":"en","primary_location":{"id":"doi:10.1109/islped58423.2023.10244561","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/islped58423.2023.10244561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088110281","display_name":"Daniel Xing","orcid":"https://orcid.org/0000-0003-3661-746X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Xing","raw_affiliation_strings":["University of Maryland,College Park,MD,USA","University of Maryland, College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland,College Park,MD,USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100657633","display_name":"Yuntao Liu","orcid":"https://orcid.org/0000-0001-8213-582X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuntao Liu","raw_affiliation_strings":["University of Maryland,College Park,MD,USA","University of Maryland, College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland,College Park,MD,USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089770783","display_name":"Ankur Srivastava","orcid":"https://orcid.org/0000-0002-5445-904X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ankur Srivastava","raw_affiliation_strings":["University of Maryland,College Park,MD,USA","University of Maryland, College Park, MD, USA"],"affiliations":[{"raw_affiliation_string":"University of Maryland,College Park,MD,USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088110281"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12955402,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7536710500717163},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5283116698265076},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5103117823600769},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.4767005145549774},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4706140160560608},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4576709270477295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43837404251098633},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41124042868614197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3447549045085907},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.1930372714996338},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18065199255943298},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.178950697183609}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7536710500717163},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5283116698265076},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5103117823600769},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.4767005145549774},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4706140160560608},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4576709270477295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43837404251098633},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41124042868614197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3447549045085907},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.1930372714996338},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18065199255943298},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.178950697183609},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped58423.2023.10244561","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/islped58423.2023.10244561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1524250393","https://openalex.org/W2008819052","https://openalex.org/W2012725064","https://openalex.org/W2029525159","https://openalex.org/W2067276029","https://openalex.org/W2120000030","https://openalex.org/W2155314350","https://openalex.org/W2419784917","https://openalex.org/W2615060729","https://openalex.org/W2708742051","https://openalex.org/W2747980214","https://openalex.org/W2766393343","https://openalex.org/W2790282160","https://openalex.org/W2950285720","https://openalex.org/W2977663466","https://openalex.org/W2998291624","https://openalex.org/W2998625813","https://openalex.org/W3001648869","https://openalex.org/W3088175788","https://openalex.org/W3106433382","https://openalex.org/W3160868818","https://openalex.org/W3161112328","https://openalex.org/W3163519515","https://openalex.org/W3212151081","https://openalex.org/W3212978613","https://openalex.org/W3213657244","https://openalex.org/W4236739706","https://openalex.org/W4248059597","https://openalex.org/W4249006057","https://openalex.org/W4253343649","https://openalex.org/W4377969799","https://openalex.org/W6677504465","https://openalex.org/W6743403458","https://openalex.org/W6768761253","https://openalex.org/W6782997611","https://openalex.org/W6795063147"],"related_works":["https://openalex.org/W1972953980","https://openalex.org/W2050988079","https://openalex.org/W1513897901","https://openalex.org/W4294000495","https://openalex.org/W2027800187","https://openalex.org/W2135374417","https://openalex.org/W1483326596","https://openalex.org/W3147061323","https://openalex.org/W2205497670","https://openalex.org/W2073623973"],"abstract_inverted_index":{"Logic":[0,7],"locking":[1],"methods":[2],"such":[3],"as":[4],"Stripped":[5],"Functionality":[6],"Locking":[8],"(SFLL)":[9],"tend":[10],"to":[11,29,42,82,107,118,134,155],"yield":[12,105],"high":[13,39],"overheads.":[14],"SFLL":[15],"only":[16],"corrupts":[17],"a":[18,125],"small":[19],"part":[20],"of":[21,58,79,99],"the":[22,59,68,73,86,95,131,159],"input":[23],"space":[24],"by":[25],"design":[26,127],"in":[27,35],"order":[28],"maintain":[30],"good":[31],"SAT":[32],"resilience":[33],"and":[34,45],"doing":[36,64],"so":[37],"selects":[38],"frequency":[40],"inputs":[41,90,115],"corrupt":[43],"(protect)":[44],"therefore":[46],"increases":[47,152],"locking's":[48],"impact":[49],"on":[50,141],"system":[51],"level":[52,98],"error.":[53],"This":[54],"implies":[55],"that":[56,129,138],"much":[57],"time":[60],"stripped":[61],"modules":[62,87],"are":[63,71,91,116],"unnecessary":[65],"work":[66],"while":[67],"restore":[69],"units":[70],"correcting":[72],"computations.":[74],"We":[75,122],"propose":[76,124],"taking":[77],"advantage":[78],"this":[80,102,151],"fact":[81],"selectively":[83],"clock":[84],"gate":[85,136],"when":[88,113],"protected":[89,114],"being":[92],"processed.":[93],"Under":[94],"highest":[96],"possible":[97],"attack":[100],"resilience,":[101],"alone":[103],"can":[104],"up":[106],"24.5":[108],"%":[109,157],"dynamic":[110],"power":[111,153],"savings":[112,154],"applied":[117],"synthesized":[119],"MediaBench":[120],"benchmarks.":[121],"also":[123,135],"system-level":[126],"approach":[128],"utilizes":[130],"data-flow":[132],"graph":[133],"operations":[137],"fully":[139],"depend":[140],"other":[142],"gated":[143],"operations.":[144],"In":[145],"conjunction":[146],"with":[147],"modifying":[148],"operation":[149],"binding,":[150],"32.9":[156],"under":[158],"same":[160],"strict":[161],"security":[162],"constraints.":[163]},"counts_by_year":[],"updated_date":"2025-12-25T23:11:45.687758","created_date":"2025-10-10T00:00:00"}