{"id":"https://openalex.org/W4386859282","doi":"https://doi.org/10.1109/islped58423.2023.10244420","title":"RecPIM: A PIM-Enabled DRAM-RRAM Hybrid Memory System For Recommendation Models","display_name":"RecPIM: A PIM-Enabled DRAM-RRAM Hybrid Memory System For Recommendation Models","publication_year":2023,"publication_date":"2023-08-07","ids":{"openalex":"https://openalex.org/W4386859282","doi":"https://doi.org/10.1109/islped58423.2023.10244420"},"language":"en","primary_location":{"id":"doi:10.1109/islped58423.2023.10244420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped58423.2023.10244420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042094343","display_name":"Heewoo Kim","orcid":"https://orcid.org/0000-0001-6748-2890"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Heewoo Kim","raw_affiliation_strings":["University of Michigan,Ann Arbor,MI,USA","University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI,USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028799837","display_name":"Haojie Ye","orcid":"https://orcid.org/0000-0001-5360-5159"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haojie Ye","raw_affiliation_strings":["University of Michigan,Ann Arbor,MI,USA","University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI,USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037541525","display_name":"Trevor Mudge","orcid":"https://orcid.org/0000-0001-7845-2187"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trevor Mudge","raw_affiliation_strings":["University of Michigan,Ann Arbor,MI,USA","University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI,USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014250626","display_name":"Ronald Dreslinski","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronald Dreslinski","raw_affiliation_strings":["University of Michigan,Ann Arbor,MI,USA","University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI,USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063661349","display_name":"Nishil Talati","orcid":"https://orcid.org/0000-0002-2457-4119"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nishil Talati","raw_affiliation_strings":["University of Michigan,Ann Arbor,MI,USA","University of Michigan, Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI,USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042094343"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.668,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69013993,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8268208503723145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7910099625587463},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6852056980133057},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6558824777603149},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5407137870788574},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5378894209861755},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5347176194190979},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5291234254837036},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4732283353805542},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43866074085235596},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.41898196935653687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36422884464263916},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34867674112319946},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26526665687561035},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.207737535238266},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11700648069381714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11455020308494568},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.11242005228996277},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10962450504302979},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0750892162322998},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06837207078933716}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8268208503723145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7910099625587463},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6852056980133057},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6558824777603149},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5407137870788574},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5378894209861755},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5347176194190979},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5291234254837036},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4732283353805542},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43866074085235596},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.41898196935653687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36422884464263916},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34867674112319946},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26526665687561035},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.207737535238266},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11700648069381714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11455020308494568},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.11242005228996277},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10962450504302979},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0750892162322998},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06837207078933716},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped58423.2023.10244420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped58423.2023.10244420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4394691212","display_name":null,"funder_award_id":"FA8650-18-2-7864","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2219888463","https://openalex.org/W2294347342","https://openalex.org/W2407339173","https://openalex.org/W2893359107","https://openalex.org/W2894173111","https://openalex.org/W2949989598","https://openalex.org/W2965643269","https://openalex.org/W2971196067","https://openalex.org/W2979719709","https://openalex.org/W3016842236","https://openalex.org/W3043023836","https://openalex.org/W3153887672","https://openalex.org/W3184976412","https://openalex.org/W3187188899","https://openalex.org/W3201632862","https://openalex.org/W4214658871","https://openalex.org/W4288346545","https://openalex.org/W4294558607","https://openalex.org/W6738964360","https://openalex.org/W6763653508"],"related_works":["https://openalex.org/W1643962617","https://openalex.org/W2536264121","https://openalex.org/W2127001124","https://openalex.org/W2533585248","https://openalex.org/W2094308961","https://openalex.org/W2338545698","https://openalex.org/W2806599233","https://openalex.org/W2142111686","https://openalex.org/W4386903460","https://openalex.org/W2900372418"],"abstract_inverted_index":{"The":[0,30],"performance":[1,31],"of":[2,9,32,41,78,100],"modern":[3],"recommendation":[4],"models":[5],"is":[6,36],"limited":[7,37],"because":[8],"the":[10,39],"memory":[11,21],"bandwidth-hungry":[12],"embedding":[13],"layer":[14],"reductions.":[15],"We":[16,90],"propose":[17],"RecPIM-a":[18],"novel":[19],"hybrid":[20],"system":[22],"with":[23,27],"DRAM":[24],"and":[25,57,75,81,95],"RRAM":[26,34],"PIM":[28,35,59],"capability.":[29],"traditional":[33],"by":[38],"latency":[40],"bit-serial":[42],"computation.":[43],"RecPIM":[44,70],"presents":[45],"a":[46,87,97],"comprehensive":[47],"optimization":[48],"approach":[49],"that":[50,69],"includes":[51],"access-pattern-aware":[52],"mapping,":[53],"compute":[54],"complexity":[55],"reduction,":[56],"selective":[58],"reduction":[60],"to":[61,86],"offset":[62],"this":[63],"computation":[64],"latency.":[65],"Our":[66],"evaluation":[67],"shows":[68],"offers":[71],"significant":[72],"performance,":[73],"energy,":[74],"EDP":[76],"improvement":[77],"2.6\u00d7,":[79],"1.7\u00d7,":[80],"4.4\u00d7,":[82],"on":[83],"average,":[84],"compared":[85],"CPU":[88],"baseline.":[89],"also":[91],"co-design":[92],"wear-leveling":[93],"techniques":[94],"demonstrate":[96],"practical":[98],"lifetime":[99],"more":[101],"than":[102],"12":[103],"years.":[104]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3}],"updated_date":"2026-03-06T13:50:29.536080","created_date":"2025-10-10T00:00:00"}