{"id":"https://openalex.org/W3193204907","doi":"https://doi.org/10.1109/islped52811.2021.9502475","title":"Power, Performance, Area and Cost Analysis of Memory-on-Logic Face-to-Face Bonded 3D Processor Designs","display_name":"Power, Performance, Area and Cost Analysis of Memory-on-Logic Face-to-Face Bonded 3D Processor Designs","publication_year":2021,"publication_date":"2021-07-26","ids":{"openalex":"https://openalex.org/W3193204907","doi":"https://doi.org/10.1109/islped52811.2021.9502475","mag":"3193204907"},"language":"en","primary_location":{"id":"doi:10.1109/islped52811.2021.9502475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped52811.2021.9502475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://lirias.kuleuven.be/retrieve/609c23e9-89a1-4815-a91a-c8ffa04e2852","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017765050","display_name":"Anthony Agnesina","orcid":"https://orcid.org/0000-0003-0393-0230"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anthony Agnesina","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089816934","display_name":"Moritz Brunion","orcid":"https://orcid.org/0000-0001-7842-7774"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Moritz Brunion","raw_affiliation_strings":["ITEM.ids, University of Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"ITEM.ids, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100434618","display_name":"Jinwoo Kim","orcid":"https://orcid.org/0000-0003-4380-6656"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinwoo Kim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050344559","display_name":"Alberto Garc\u00eda-Ortiz","orcid":"https://orcid.org/0000-0002-6461-3864"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alberto Garcia-Ortiz","raw_affiliation_strings":["ITEM.ids, University of Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"ITEM.ids, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056611420","display_name":"Dragomir Milojevic","orcid":"https://orcid.org/0000-0001-5915-5160"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dragomir Milojevic","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Francky Catthoor","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090036991","display_name":"Manu Perumkunnil","orcid":"https://orcid.org/0000-0002-0029-6548"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Manu Perumkunnil","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5017765050"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.5055,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.64180746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6932069063186646},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.621677041053772},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5371212959289551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5124455094337463},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5084103941917419},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.46593374013900757},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.463510662317276},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45286011695861816},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4369049668312073},{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.432259738445282},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41653263568878174},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4108772277832031},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4007667899131775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16171032190322876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1492205560207367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14252838492393494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6932069063186646},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.621677041053772},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5371212959289551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5124455094337463},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5084103941917419},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.46593374013900757},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.463510662317276},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45286011695861816},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4369049668312073},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.432259738445282},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41653263568878174},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4108772277832031},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4007667899131775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16171032190322876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1492205560207367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14252838492393494},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/islped52811.2021.9502475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped52811.2021.9502475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/730825","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/730825","pdf_url":"https://lirias.kuleuven.be/retrieve/609c23e9-89a1-4815-a91a-c8ffa04e2852","source":{"id":"https://openalex.org/S7407055369","display_name":"Lirias","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), ELECTR NETWORK, 26-28 July 2021","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:dipot.ulb.ac.be:2013/351824","is_oa":true,"landing_page_url":"https://dipot.ulb.ac.be/dspace/bitstream/2013/351824/3/9502475","pdf_url":null,"source":{"id":"https://openalex.org/S4306401063","display_name":"D\u00e9p\u00f4t institutionnel de l'Universit\u00e9 libre de Bruxelles (Universit\u00e9 Libre de Bruxelles)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I132053463","host_organization_name":"Universit\u00e9 Libre de Bruxelles","host_organization_lineage":["https://openalex.org/I132053463"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings - International Symposium on Low Power Electronics and Design, 2021-July","raw_type":"info:ulb-repo/semantics/openurl/article"}],"best_oa_location":{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/730825","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/730825","pdf_url":"https://lirias.kuleuven.be/retrieve/609c23e9-89a1-4815-a91a-c8ffa04e2852","source":{"id":"https://openalex.org/S7407055369","display_name":"Lirias","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), ELECTR NETWORK, 26-28 July 2021","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3193204907.pdf","grobid_xml":"https://content.openalex.org/works/W3193204907.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1998547487","https://openalex.org/W2033682942","https://openalex.org/W2063571532","https://openalex.org/W2066868810","https://openalex.org/W2088765131","https://openalex.org/W2106780604","https://openalex.org/W2119428232","https://openalex.org/W2122920290","https://openalex.org/W2538575430","https://openalex.org/W2785863405","https://openalex.org/W3036389542","https://openalex.org/W3148440458","https://openalex.org/W4250657101","https://openalex.org/W6667223304"],"related_works":["https://openalex.org/W3137434606","https://openalex.org/W4372263373","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327"],"abstract_inverted_index":{"In":[0],"this":[1,57,72],"paper,":[2],"we":[3,29],"present":[4],"a":[5,31,63,81,106],"power,":[6],"performance,":[7],"area":[8,39,96],"and":[9,45],"cost":[10,27,50],"(PPAC)":[11],"analysis":[12],"for":[13],"large-scale":[14,82],"3D":[15,36,65,91],"processor":[16,84],"designs":[17],"based":[18],"on":[19],"wafer-to-wafer":[20],"bonding.":[21],"From":[22],"the":[23,54,60,74],"evaluation":[24],"of":[25,56,62,76,80],"our":[26,89],"model,":[28],"investigate":[30],"typically":[32],"disregarded":[33],"opportunity":[34],"in":[35,99],"that":[37,88],"is":[38],"savings":[40,44],"due":[41],"to":[42],"buffer":[43],"better":[46],"routability,":[47],"offering":[48],"unexpected":[49],"savings.":[51],"We":[52,69,103],"explore":[53],"viability":[55],"factor":[58],"with":[59,111],"feedback":[61],"state-of-the-art":[64],"memory-on-logic":[66,90],"implementation":[67,92],"flow.":[68],"show":[70,87],"how":[71],"affects":[73],"PPAC":[75],"full-chip":[77],"GDS":[78],"implementations":[79],"manycore":[83],"design.":[85],"Experiments":[86],"offers":[93],"7%":[94],"silicon":[95],"savings,":[97],"resulting":[98],"53.5%":[100],"footprint":[101],"reduction.":[102],"also":[104],"obtain":[105],"40%":[107],"power-performance-cost":[108],"improvement":[109],"compared":[110],"2D":[112],"counterparts":[113]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}