{"id":"https://openalex.org/W2971657531","doi":"https://doi.org/10.1109/islped.2019.8824979","title":"SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing","display_name":"SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971657531","doi":"https://doi.org/10.1109/islped.2019.8824979","mag":"2971657531"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030090684","display_name":"Karthikeyan Nagarajan","orcid":"https://orcid.org/0000-0002-0518-4940"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Karthikeyan Nagarajan","raw_affiliation_strings":["School of EECS, Pennsylvania State University, Univeristy Park, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Pennsylvania State University, Univeristy Park, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048205648","display_name":"Sina Sayyah Ensan","orcid":"https://orcid.org/0000-0003-3877-8603"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sina Sayyah Ensan","raw_affiliation_strings":["School of EECS, Pennsylvania State University, Univeristy Park, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Pennsylvania State University, Univeristy Park, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083577016","display_name":"Mohammad Nasim Imtiaz Khan","orcid":"https://orcid.org/0000-0002-4531-5191"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad Nasim Imtiaz Khan","raw_affiliation_strings":["School of EECS, Pennsylvania State University, Univeristy Park, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Pennsylvania State University, Univeristy Park, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085567454","display_name":"Swaroop Ghosh","orcid":"https://orcid.org/0000-0001-8753-490X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swaroop Ghosh","raw_affiliation_strings":["School of EECS, Pennsylvania State University, Univeristy Park, USA"],"affiliations":[{"raw_affiliation_string":"School of EECS, Pennsylvania State University, Univeristy Park, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of CSE, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of CSE, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030090684"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":1.3115,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.81141405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9135131239891052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7489674687385559},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6642085909843445},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.6513892412185669},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.608100950717926},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5299787521362305},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5247179269790649},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.49471065402030945},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4860856831073761},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48286038637161255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4460059404373169},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.43029090762138367},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4199661910533905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3784014582633972},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18328377604484558},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17015394568443298},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16309523582458496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11604675650596619},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10852491855621338},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.0823262631893158}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9135131239891052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7489674687385559},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6642085909843445},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.6513892412185669},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.608100950717926},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5299787521362305},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5247179269790649},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.49471065402030945},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4860856831073761},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48286038637161255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4460059404373169},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.43029090762138367},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4199661910533905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3784014582633972},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18328377604484558},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17015394568443298},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16309523582458496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11604675650596619},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10852491855621338},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0823262631893158},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1937359183","https://openalex.org/W1987760418","https://openalex.org/W2000411280","https://openalex.org/W2067658794","https://openalex.org/W2071195621","https://openalex.org/W2099854998","https://openalex.org/W2162279286","https://openalex.org/W2165473669","https://openalex.org/W2295683497","https://openalex.org/W2399958287","https://openalex.org/W2404173250","https://openalex.org/W2536878608","https://openalex.org/W2610663466","https://openalex.org/W2669702866","https://openalex.org/W2800696620","https://openalex.org/W2904770459","https://openalex.org/W2909364578","https://openalex.org/W3140772298","https://openalex.org/W4231286867","https://openalex.org/W4238869234","https://openalex.org/W6667659896","https://openalex.org/W6697178350","https://openalex.org/W6757551540"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W3173413269","https://openalex.org/W2015477599","https://openalex.org/W2548135880","https://openalex.org/W2144085790","https://openalex.org/W3177379469","https://openalex.org/W1568378063","https://openalex.org/W3176428941"],"abstract_inverted_index":{"In":[0],"memory-computing":[1],"(IMC)":[2],"architectures":[3],"provide":[4],"a":[5,38,89,116],"much":[6],"needed":[7],"solution":[8],"to":[9,17,44,48,54,142,146],"energy-efficiency":[10],"barriers":[11],"posed":[12],"by":[13,83,107,135,140],"Von-Neumann":[14],"computing":[15],"due":[16,47],"movement":[18],"of":[19,97,105,118],"data":[20,70],"between":[21,72],"the":[22,25,98,103,123],"processor":[23],"and":[24,60,75,92,137,154],"memory.":[26,76],"Emerging":[27],"non-volatile":[28],"memories":[29],"(NVM)":[30],"such":[31,65,151],"as":[32,66,144,152],"Resistive":[33],"RAM":[34],"(ReRAM)":[35],"implemented":[36],"in":[37,115,122],"crossbar":[39,124],"array":[40,125],"are":[41],"promising":[42],"substrates":[43],"realize":[45],"IMC":[46],"excellent":[49],"High":[50],"Resistance":[51,56],"State":[52,57],"(HRS)":[53],"Low":[55],"(LRS)":[58],"ratios":[59],"high-densities.":[61],"Hardware":[62],"security":[63],"primitives":[64],"SHA-3":[67,106],"require":[68],"heavy":[69],"traffic":[71],"processing":[73],"elements":[74],"Therefore,":[77],"they":[78],"can":[79],"be":[80],"benefited":[81],"substantially":[82],"in-memory":[84],"acceleration.":[85],"We":[86],"propose":[87],"SHINE,":[88],"high":[90],"performance":[91],"area":[93],"efficient":[94],"hardware":[95],"implementation":[96],"Keccak":[99],"function":[100],"that":[101,130],"forms":[102],"core":[104],"exploiting":[108],"ReRAM-based":[109],"IMC.":[110],"SHINE":[111],"implements":[112],"various":[113],"functions":[114],"Sum":[117],"Product":[119],"(SOP)":[120],"form":[121],"architecture.":[126],"Simulation":[127],"results":[128],"show":[129],"it":[131],"cuts":[132],"down":[133],"energy":[134],"~90.5%":[136],"increases":[138],"throughput":[139],"1.5X":[141],"2.8X":[143],"compared":[145],"conventional":[147],"CMOS":[148],"based":[149],"implementations":[150],"[1]":[153],"[2].":[155]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}