{"id":"https://openalex.org/W2971909604","doi":"https://doi.org/10.1109/islped.2019.8824957","title":"Robust Low Power Clock Synchronization for Multi-Die Systems","display_name":"Robust Low Power Clock Synchronization for Multi-Die Systems","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971909604","doi":"https://doi.org/10.1109/islped.2019.8824957","mag":"2971909604"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036685018","display_name":"Ragh Kuttappa","orcid":"https://orcid.org/0000-0003-1022-2187"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ragh Kuttappa","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024139796","display_name":"Scott Lerner","orcid":"https://orcid.org/0000-0002-6292-7069"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Lerner","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038577610","display_name":"Vasil Pano","orcid":"https://orcid.org/0000-0003-3398-5769"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vasil Pano","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["ECE Department, Drexel University, Philadelphia, PA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Department, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036685018"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.5961,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68950169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.8655252456665039},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6720110177993774},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6365746259689331},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6036309003829956},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.48999062180519104},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4897024929523468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45691758394241333},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.44570082426071167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43510180711746216},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4060829281806946},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.37327927350997925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36320894956588745},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2980131506919861},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2669294476509094},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26514121890068054},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.2281731367111206},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.12931981682777405}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.8655252456665039},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6720110177993774},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6365746259689331},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6036309003829956},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.48999062180519104},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4897024929523468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45691758394241333},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.44570082426071167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43510180711746216},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4060829281806946},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.37327927350997925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36320894956588745},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2980131506919861},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2669294476509094},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26514121890068054},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.2281731367111206},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.12931981682777405},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824957","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W2026434038","https://openalex.org/W2034822545","https://openalex.org/W2039677366","https://openalex.org/W2066210619","https://openalex.org/W2096370786","https://openalex.org/W2097745015","https://openalex.org/W2114571473","https://openalex.org/W2122724421","https://openalex.org/W2169630534","https://openalex.org/W2234584938","https://openalex.org/W2290936236","https://openalex.org/W2593535610","https://openalex.org/W2772144122","https://openalex.org/W2790310590","https://openalex.org/W2791952321","https://openalex.org/W2799472237","https://openalex.org/W4240214568","https://openalex.org/W4244395536","https://openalex.org/W6677209509"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2617666058","https://openalex.org/W3006003651","https://openalex.org/W4200015704","https://openalex.org/W2109087835","https://openalex.org/W2127892766"],"abstract_inverted_index":{"A":[0],"novel":[1],"clock":[2,20,27,42,58,65,105,194],"generation":[3],"and":[4,23,63,129,149,161,181,192],"distribution":[5],"network":[6,21],"is":[7,78,133],"proposed":[8,19,45,153],"for":[9,155,170],"multi-die":[10,91,99],"architectures":[11,179],"connected":[12],"through":[13,28,39],"an":[14,184],"active":[15,30,46,131],"silicon":[16,31,47],"interposer.":[17],"The":[18,44,118],"generates":[22],"distributes":[24],"a":[25,56,89,113],"resonant":[26,40],"the":[29,68,75,98,103,124,130,136,152,197,200],"interposer":[32,48,132],"between":[33],"dies,":[34],"with":[35,80,108,183],"each":[36],"die":[37,70,87,120],"served":[38],"local":[41],"trees.":[43],"rotary":[49],"oscillator":[50],"array":[51],"(AI-ROA)":[52],"serves":[53],"to":[54,67,102,110,176],"establish":[55],"unitary":[57,104],"domain,":[59,106],"providing":[60],"constant":[61],"phase":[62],"magnitude":[64],"sources":[66],"multiple":[69,72,81,119,201],"(i.e.":[71],"chiplets)":[73],"in":[74,123,135,174],"package.":[76],"Analysis":[77],"performed":[79],"ARM":[82],"CORTEX":[83],"M0":[84,95],"cores":[85,198],"per":[86],"of":[88,97,115,144,151],"homogeneous":[90],"package":[92,100],"architecture.":[93],"Each":[94],"core":[96],"belongs":[101],"designed":[107,122,134,180],"AI-ROA":[109],"operate":[111],"at":[112],"frequency":[114],"1":[116],"GHz.":[117],"are":[121,168],"28":[125],"nm":[126,138],"technology":[127,139],"node":[128],"65":[137],"node.":[140],"SPICE":[141],"based":[142,178],"simulations":[143],"post-layout":[145],"models":[146],"provides":[147],"analysis":[148],"evaluation":[150],"architecture":[154],"performance":[156,166],"metrics":[157,167],"under":[158],"process,":[159],"voltage,":[160],"temperature":[162],"variations.":[163],"In":[164],"particular,":[165],"reported":[169],"1)":[171],"power":[172],"consumption":[173],"comparison":[175],"PLL":[177],"synthesized":[182],"industrial":[185],"tool,":[186],"2)":[187],"robustness":[188],"against":[189],"process":[190],"variations,":[191],"3)":[193],"skew":[195],"across":[196],"throughout":[199],"die.":[202]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}