{"id":"https://openalex.org/W2971445524","doi":"https://doi.org/10.1109/islped.2019.8824899","title":"Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy","display_name":"Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971445524","doi":"https://doi.org/10.1109/islped.2019.8824899","mag":"2971445524"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103283721","display_name":"Yu-Pei Liang","orcid":"https://orcid.org/0000-0002-3500-5974"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Pei Liang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035796957","display_name":"Tseng\u2010Yi Chen","orcid":"https://orcid.org/0000-0003-2939-2821"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tseng-Yi Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073534245","display_name":"Yuan-Hao Chang","orcid":"https://orcid.org/0000-0002-1282-2111"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Hao Chang","raw_affiliation_strings":["Institute of Information Systems and Applications, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Information Systems and Applications, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060246506","display_name":"Shuo-Han Chen","orcid":"https://orcid.org/0000-0002-1619-4335"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shuo-Han Chen","raw_affiliation_strings":["Institute of Information Systems and Applications, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Information Systems and Applications, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044180321","display_name":"Pei\u2010Yu Chen","orcid":"https://orcid.org/0000-0003-2793-2361"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Yu Chen","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047897840","display_name":"Wei\u2010Kuan Shih","orcid":"https://orcid.org/0000-0001-8356-2495"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Kuan Shih","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8628,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68735691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"39","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8249265551567078},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7815893888473511},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.646511435508728},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5666907429695129},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5081276893615723},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.4876502752304077},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.47825518250465393},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4731786549091339},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4647153317928314},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4633728861808777},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.433878630399704},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.43226373195648193},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43014854192733765},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42169880867004395},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.41253525018692017},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39414769411087036},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3389505445957184},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09615281224250793},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08635300397872925}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8249265551567078},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7815893888473511},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.646511435508728},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5666907429695129},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5081276893615723},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.4876502752304077},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.47825518250465393},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4731786549091339},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4647153317928314},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4633728861808777},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.433878630399704},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.43226373195648193},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43014854192733765},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42169880867004395},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.41253525018692017},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39414769411087036},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3389505445957184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09615281224250793},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08635300397872925},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W41212852","https://openalex.org/W1578858535","https://openalex.org/W2002885803","https://openalex.org/W2021376332","https://openalex.org/W2036853599","https://openalex.org/W2076369231","https://openalex.org/W2102449048","https://openalex.org/W2119912235","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2155551886","https://openalex.org/W2157587823","https://openalex.org/W2204664557","https://openalex.org/W2336314900","https://openalex.org/W2405014903","https://openalex.org/W2548789460","https://openalex.org/W6601607671","https://openalex.org/W6634647146"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2116323004","https://openalex.org/W2110321764","https://openalex.org/W2741504934","https://openalex.org/W2126408955","https://openalex.org/W2770189638","https://openalex.org/W2734782074","https://openalex.org/W2174102096","https://openalex.org/W2114386333","https://openalex.org/W2396934146"],"abstract_inverted_index":{"To":[0,101],"meet":[1],"the":[2,25,72,102,112,122,161,176,180,189],"requirement":[3],"of":[4,31,104,111,127],"low-power":[5],"consumption,":[6],"multi-level-cell":[7],"STT-RAM":[8,47,62,86],"(MLC":[9],"STT-RAM)":[10],"has":[11,48,87],"been":[12],"widely":[13],"regarded":[14],"as":[15,165],"a":[16,55,67,83,98,107,116,156],"potential":[17],"candidate":[18],"for":[19],"replacing":[20],"DRAM-based":[21],"main":[22,130,152],"memory":[23,34,99,153],"in":[24],"next":[26],"generation":[27],"computer":[28],"architectures":[29],"because":[30,60],"its":[32],"high":[33],"cell":[35],"density,":[36],"fast":[37],"read/write":[38],"performance":[39],"and":[40],"zero":[41],"refresh":[42],"power":[43,50,89,147,169],"consumption.":[44,170],"However,":[45],"MLC":[46,61,85,128,150],"higher":[49],"consumption":[51,90,148,182],"than":[52],"DRAM":[53],"while":[54,91],"write":[56,124],"operation":[57],"is":[58],"performed":[59],"sometimes":[63],"needs":[64],"to":[65,70,76,97,120,154,166],"perform":[66],"two-step":[68],"transition":[69],"change":[71],"originally":[73],"stored":[74],"bits":[75],"another":[77],"specifically":[78],"written":[79,96],"bit":[80,93],"patterns.":[81],"As":[82],"result,":[84],"different":[88,92],"patterns":[94],"are":[95],"cell.":[100],"best":[103],"our":[105],"knowledge,":[106],"few":[108],"or":[109],"none":[110],"previous":[113],"studies":[114],"rethink":[115],"cache":[117,138],"replacement":[118,139],"policy":[119],"overcome":[121],"asymmetric":[123,145],"energy":[125,181],"issue":[126],"STT-RAM-based":[129,151],"memory.":[131],"Thus,":[132],"this":[133],"study":[134],"proposes":[135],"an":[136],"energy-aware":[137],"policy,":[140],"namely":[141],"E-cache,":[142],"which":[143],"considers":[144],"write-back":[146],"on":[149,185],"evict":[155],"proper":[157],"cached":[158],"data":[159],"from":[160],"last-level":[162],"cache,":[163],"so":[164],"minimize":[167],"system":[168],"The":[171],"experimental":[172],"results":[173],"show":[174],"that":[175],"proposed":[177],"solution":[178],"reduces":[179],"by":[183],"36%":[184],"average,":[186],"compared":[187],"with":[188],"LRU.":[190]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}