{"id":"https://openalex.org/W2971747182","doi":"https://doi.org/10.1109/islped.2019.8824895","title":"A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays","display_name":"A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971747182","doi":"https://doi.org/10.1109/islped.2019.8824895","mag":"2971747182"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/266029","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055235714","display_name":"Halima Najibi","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Halima Najibi","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090359025","display_name":"Alexandre Levisse","orcid":"https://orcid.org/0000-0002-8984-9793"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alexandre Levisse","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050801793","display_name":"Marina Zapater","orcid":"https://orcid.org/0000-0002-6971-1965"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marina Zapater","raw_affiliation_strings":["Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory (ESL), EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055235714"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.4769,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65443949,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7047263979911804},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.6794830560684204},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6038902997970581},{"id":"https://openalex.org/keywords/thermal-management-of-electronic-devices-and-systems","display_name":"Thermal management of electronic devices and systems","score":0.5893296003341675},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5793522596359253},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5432863831520081},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5147266387939453},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46694910526275635},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43626198172569275},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43477484583854675},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4343881905078888},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43067294359207153},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.4177796542644501},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.39529353380203247},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3633406162261963},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2598540782928467},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20482638478279114},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.20460766553878784},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1920977532863617},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1890782117843628},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14529195427894592},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.10959172248840332},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.0932208001613617}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7047263979911804},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.6794830560684204},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6038902997970581},{"id":"https://openalex.org/C114834414","wikidata":"https://www.wikidata.org/wiki/Q15477170","display_name":"Thermal management of electronic devices and systems","level":2,"score":0.5893296003341675},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5793522596359253},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5432863831520081},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5147266387939453},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46694910526275635},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43626198172569275},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43477484583854675},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4343881905078888},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43067294359207153},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.4177796542644501},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.39529353380203247},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3633406162261963},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2598540782928467},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20482638478279114},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.20460766553878784},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1920977532863617},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1890782117843628},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14529195427894592},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.10959172248840332},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0932208001613617},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/islped.2019.8824895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},{"id":"pmh:oai:hesso.tind.io:9083","is_oa":false,"landing_page_url":"http://arodes.hes-so.ch/record/9083","pdf_url":null,"source":{"id":"https://openalex.org/S4306402432","display_name":"ArODES (HES-SO (https://www.hes-so.ch/))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210088449","host_organization_name":"HES-SO Gen\u00e8ve","host_organization_lineage":["https://openalex.org/I4210088449"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://arodes.hes-so.ch/record/9083","raw_type":"Text"},{"id":"pmh:oai:infoscience.epfl.ch:266029","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/266029","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/266029","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:266029","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/266029","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/266029","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1493692093","https://openalex.org/W1546169179","https://openalex.org/W1971651145","https://openalex.org/W1981220134","https://openalex.org/W1984326782","https://openalex.org/W2020728182","https://openalex.org/W2025110944","https://openalex.org/W2071208935","https://openalex.org/W2081200720","https://openalex.org/W2124878724","https://openalex.org/W2126444643","https://openalex.org/W2142760988","https://openalex.org/W2142850400","https://openalex.org/W2168938583","https://openalex.org/W2585197256","https://openalex.org/W2727094291","https://openalex.org/W2808871811","https://openalex.org/W2883146944","https://openalex.org/W4235066485","https://openalex.org/W4250330822","https://openalex.org/W4250815704","https://openalex.org/W6629390545","https://openalex.org/W6646152339","https://openalex.org/W6684891719"],"related_works":["https://openalex.org/W4386632162","https://openalex.org/W2128705133","https://openalex.org/W2171236961","https://openalex.org/W3151656656","https://openalex.org/W2132658913","https://openalex.org/W2146176401","https://openalex.org/W3047088815","https://openalex.org/W2092107473","https://openalex.org/W2160387813","https://openalex.org/W2063728036"],"abstract_inverted_index":{"Integrated":[0],"Flow":[1],"Cell":[2],"Array":[3],"(FCA)":[4],"technology":[5],"promises":[6],"to":[7,44,76,100,116,121,172,176],"address":[8],"the":[9,38,47,57,62,69,81,112,156,166,177,189,195,207],"power":[10,29,49,70,103,129,160],"delivery":[11,50,104],"and":[12,28,55,78,85,123,133,143,199,203],"heat":[13],"dissipation":[14],"challenges":[15],"in":[16,52,80],"three-dimensional":[17],"Multi-Processor":[18],"Systems-on-Chips":[19],"(3D":[20],"MPSoCs)":[21],"by":[22,170],"providing":[23],"combined":[24],"inter-tier":[25],"liquid":[26],"cooling":[27],"generation":[30,71],"capabilities.":[31],"In":[32,153],"this":[33],"paper,":[34],"we":[35,94,180],"present":[36,181],"for":[37,125],"first":[39],"time":[40],"a":[41,128,182],"design":[42,118],"framework":[43,67],"accurately":[45],"model":[46],"temperature-aware":[48],"network":[51],"3D":[53,97],"MPSoCs,":[54],"quantify":[56,101],"effects":[58],"of":[59,83,131,158,206,211],"FCAs":[60,74,110,167],"on":[61],"voltage":[63,77],"drop":[64],"(IR-drop).":[65],"This":[66,192],"estimates":[68],"variation":[72],"along":[73],"due":[75],"temperature,":[79],"case":[82],"uniform":[84,204],"non-uniform":[86],"powermaps":[87],"from":[88],"several":[89],"real":[90],"processor":[91],"traces.":[92],"Furthermore,":[93],"explore":[95],"different":[96],"MPSoC":[98],"configurations":[99],"their":[102,138],"requirements.":[105],"Our":[106],"results":[107],"show":[108],"that":[109],"improve":[111],"IR-drop":[113,168,196,208],"with":[114,127,174],"respect":[115,175],"state-of-the-art":[117],"methods":[119],"up":[120,171],"53%":[122],"30%":[124],"dies":[126],"consumption":[130],"60W":[132],"190W,":[134],"respectively,":[135],"while":[136],"maintaining":[137],"peak":[139],"temperatures":[140],"below":[141],"52\u00b0C,":[142],"at":[144,197],"no":[145],"additional":[146],"Through":[147],"Silicon":[148],"Via":[149],"(TSV)":[150],"area":[151],"overhead.":[152],"addition,":[154],"as":[155],"presence":[157],"high":[159],"density":[161],"regions":[162],"(hotspots)":[163],"can":[164],"decrease":[165],"reduction":[169,209],"21%":[173],"average":[178],"value,":[179],"scalable":[183],"TSV":[184],"placement":[185],"optimization":[186],"methodology":[187,193],"using":[188],"proposed":[190],"framework.":[191],"minimizes":[194],"hotspots":[198],"guarantees":[200],"an":[201],"optimal":[202],"exploitation":[205],"benefits":[210],"FCAs.":[212]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}