{"id":"https://openalex.org/W2971729070","doi":"https://doi.org/10.1109/islped.2019.8824874","title":"3DTUBE: A Design Framework for High-Variation Carbon Nanotube-based Transistor Technology","display_name":"3DTUBE: A Design Framework for High-Variation Carbon Nanotube-based Transistor Technology","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971729070","doi":"https://doi.org/10.1109/islped.2019.8824874","mag":"2971729070"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072790406","display_name":"Aporva Amarnath","orcid":"https://orcid.org/0000-0002-5345-2022"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Aporva Amarnath","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033085952","display_name":"Javad Bagherzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Javad Bagherzadeh","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025398151","display_name":"Jielun Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jielun Tan","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014250626","display_name":"Ronald Dreslinski","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronald G. Dreslinski","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072790406"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.7074,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73581384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10074","display_name":"Carbon Nanotubes in Composites","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6257154941558838},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6034120321273804},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5448867678642273},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5407755970954895},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5183192491531372},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48962265253067017},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.449938029050827},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43738389015197754},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.429929256439209},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39978188276290894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2780081033706665},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.27059370279312134},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.265190064907074},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18983611464500427},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09990239143371582}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6257154941558838},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6034120321273804},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5448867678642273},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5407755970954895},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5183192491531372},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48962265253067017},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.449938029050827},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43738389015197754},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.429929256439209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39978188276290894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2780081033706665},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.27059370279312134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.265190064907074},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18983611464500427},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09990239143371582},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4099999964237213,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1967709031","https://openalex.org/W1996092243","https://openalex.org/W1999138303","https://openalex.org/W2035059520","https://openalex.org/W2056648604","https://openalex.org/W2063456051","https://openalex.org/W2100890870","https://openalex.org/W2109824347","https://openalex.org/W2110834192","https://openalex.org/W2115940597","https://openalex.org/W2118973076","https://openalex.org/W2125532363","https://openalex.org/W2129545516","https://openalex.org/W2152491218","https://openalex.org/W2178304631","https://openalex.org/W2315866204","https://openalex.org/W2482281800","https://openalex.org/W2509518188","https://openalex.org/W2612193361","https://openalex.org/W2744954501","https://openalex.org/W2808637031","https://openalex.org/W4248025886","https://openalex.org/W6682472696"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W2059530328","https://openalex.org/W2156446048","https://openalex.org/W2163890360","https://openalex.org/W2148225649","https://openalex.org/W2743305891","https://openalex.org/W3009998436"],"abstract_inverted_index":{"Various":[0],"emerging":[1,78],"technologies":[2,32,79,154],"have":[3],"shown":[4],"great":[5],"potential":[6],"of":[7,27,60,200],"supplementing":[8],"silicon":[9],"transistors":[10,23],"as":[11,80],"Moore's":[12],"law":[13],"slows":[14],"down.":[15],"One":[16],"such":[17],"disruptive":[18],"technology,":[19,141],"carbon":[20],"nanotube":[21],"field-effect":[22],"(CNFETs),":[24],"is":[25,115,222,266],"one":[26],"the":[28,58,112,207,211,226,230],"most":[29],"promising":[30],"competing":[31],"available,":[33],"offering":[34],"exceptional":[35],"electrostatic":[36],"properties.":[37],"Furthermore,":[38],"their":[39,61],"low-temperature":[40],"manufacturing":[41,62,113,159,172,227],"process":[42,114],"and":[43,67,95,134,165,181,245],"low":[44],"power":[45],"consumption":[46],"make":[47],"these":[48,77,90],"devices":[49],"perfect":[50],"candidates":[51],"for":[52,84,127],"3D":[53,217],"integration.":[54],"However,":[55],"due":[56],"to":[57,75,88,109,137,191,202,224,235,241,247,253,271],"infancy":[59],"process,":[63],"high":[64],"defect":[65],"densities,":[66],"variation":[68,135,179,208],"issues,":[69],"chip":[70,129],"designers":[71],"are":[72,104],"not":[73],"encouraged":[74],"consider":[76],"a":[81,119,143,177,182,198,214,254],"stand-alone":[82],"replacement":[83],"Si-based":[85],"transistors.":[86],"Hence,":[87],"commercialize":[89],"new":[91,93],"technologies,":[92],"architectural":[94],"circuit":[96],"modifications":[97],"that":[98,123,187],"can":[99,124,150,188],"work":[100,175],"around":[101],"high-fault":[102],"rates":[103],"required,":[105],"improving":[106],"performance":[107],"comparable":[108],"Silicon,":[110],"while":[111,131],"perfected.This":[116],"paper":[117],"proposes":[118],"design":[120,185,257],"flow":[121],"framework":[122,149],"be":[125,189],"used":[126,190],"large-scale":[128],"production":[130],"mitigating":[132],"yield":[133],"failures":[136],"bring":[138],"up":[139,240,246],"CNT-based":[140,170,216],"using":[142],"reliable":[144,215],"reconfigurable":[145,219],"architecture.":[146],"The":[147],"proposed":[148],"efficiently":[151],"support":[152],"high-variation":[153],"by":[155],"providing":[156],"protection":[157],"against":[158],"defects":[160],"at":[161,259],"multiple":[162],"granulari-ties:":[163],"module":[164],"pipeline-stage":[166],"levels.To":[167],"incorporate":[168],"different":[169],"transistor":[171,262],"processes,":[173],"this":[174],"builds":[176],"flexible":[178],"model":[180],"CMOS-based":[183],"CNT":[184],"library":[186],"synthesize":[192],"physical":[193],"CNFET-based":[194],"processor":[195],"designs":[196],"over":[197],"range":[199],"0.4":[201,233],"0.7":[203,236],"V.":[204],"Based":[205],"on":[206],"observed":[209],"in":[210,229,269],"synthesized":[212],"design,":[213],"multi-granular":[218],"architecture,":[220],"3DTUBE,":[221],"presented":[223],"overcome":[225],"difficulties":[228],"technology.":[231],"For":[232],"V":[234],"V,":[237],"3DTUBE":[238],"provides":[239],"6.0\u00d7":[242],"higher":[243],"throughput":[244],"3.1\u00d7":[248],"lower":[249,268],"Energy-Delay":[250],"Product":[251],"compared":[252],"silicon-based":[255],"multi-core":[256],"evaluated":[258],"1":[260],"ppb":[261],"failure":[263,273],"rate,":[264],"which":[265],"10,000\u00d7":[267],"comparison":[270],"CNFETs":[272],"rate.":[274]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}