{"id":"https://openalex.org/W2971738511","doi":"https://doi.org/10.1109/islped.2019.8824826","title":"A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks","display_name":"A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971738511","doi":"https://doi.org/10.1109/islped.2019.8824826","mag":"2971738511"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056917810","display_name":"Taegeun Yoo","orcid":"https://orcid.org/0000-0001-9876-7725"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Taegeun Yoo","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706959","display_name":"Hyunjoon Kim","orcid":"https://orcid.org/0000-0001-9906-073X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hyunjoon Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084226477","display_name":"Qian Chen","orcid":"https://orcid.org/0000-0002-1841-6325"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Qian Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035469250","display_name":"Bongjin Kim","orcid":"https://orcid.org/0000-0001-5397-9628"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bongjin Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":5.5754,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.97200934,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7434183955192566},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6827268004417419},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5617351531982422},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5357840061187744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4972429573535919},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4523133635520935},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4395006597042084},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4314882755279541},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.41174066066741943},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3997880816459656},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3526732325553894},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3477678894996643}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7434183955192566},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6827268004417419},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5617351531982422},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5357840061187744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4972429573535919},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4523133635520935},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4395006597042084},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4314882755279541},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.41174066066741943},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3997880816459656},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3526732325553894},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3477678894996643}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1619268095","https://openalex.org/W2002293402","https://openalex.org/W2006198238","https://openalex.org/W2035385641","https://openalex.org/W2048266589","https://openalex.org/W2091764549","https://openalex.org/W2212165050","https://openalex.org/W2289252105","https://openalex.org/W2516141709","https://openalex.org/W2528373198","https://openalex.org/W2541429840","https://openalex.org/W2589696891","https://openalex.org/W2591601611","https://openalex.org/W2610452982","https://openalex.org/W2742608242","https://openalex.org/W2777372517","https://openalex.org/W2782511028","https://openalex.org/W2806638402","https://openalex.org/W2884687835","https://openalex.org/W2891442728","https://openalex.org/W2898665561","https://openalex.org/W2904299207","https://openalex.org/W2963221280","https://openalex.org/W6662587704"],"related_works":["https://openalex.org/W3093911585","https://openalex.org/W2296275612","https://openalex.org/W1575240748","https://openalex.org/W2561005478","https://openalex.org/W2753615087","https://openalex.org/W4293159259","https://openalex.org/W1837030695","https://openalex.org/W2136268150","https://openalex.org/W2965383127","https://openalex.org/W1838953706"],"abstract_inverted_index":{"Modern":[0],"deep":[1],"neural":[2],"network":[3],"(DNN)":[4],"systems":[5],"evolved":[6],"under":[7],"the":[8,42,47,59,79,164,171,183],"ever-increasing":[9],"demands":[10],"of":[11,41,78,88,137,186],"handling":[12],"more":[13],"complex":[14],"and":[15,28,53,69,91,121,148,197],"computation-heavy":[16],"tasks.":[17],"Traditional":[18],"hardware":[19],"designed":[20],"for":[21,82,108],"such":[22],"tasks":[23],"had":[24],"larger":[25],"size":[26],"memory":[27,36,51,60],"power":[29,94],"consumption":[30,95],"issue":[31],"due":[32],"to":[33,45,62,162],"extensive":[34],"on/off-chip":[35],"access.":[37],"In-memory":[38],"computing,":[39],"one":[40,77],"promising":[43],"solutions":[44],"resolve":[46],"issue,":[48],"dramatically":[49],"reduced":[50],"access":[52],"improved":[54],"energy":[55,184],"efficiency":[56,185],"by":[57],"utilizing":[58],"cell":[61],"function":[63],"as":[64,125,141],"both":[65],"a":[66,70,114,135,142,160],"data":[67],"storage":[68],"computing":[71,128],"element.":[72,130],"Embedded":[73],"DRAM":[74],"(eDRAM)":[75],"is":[76],"potential":[80],"candidates":[81],"in-memory":[83,127],"computation.":[84],"Its":[85],"minimal":[86],"use":[87],"circuit":[89],"components":[90],"low":[92],"static":[93],"provided":[96],"design":[97],"advantage":[98],"while":[99],"its":[100,123],"relatively":[101],"short":[102],"retention":[103,165],"time":[104,166],"made":[105],"eDRAM":[106,119,139,179],"unsuitable":[107],"certain":[109],"applications.":[110],"This":[111],"work":[112],"introduces":[113],"dot-product":[115],"processing":[116,129,143,180],"macro":[117],"using":[118,153],"array":[120,181],"explores":[122],"capability":[124],"an":[126],"The":[131],"proposed":[132],"architecture":[133],"implemented":[134],"pair":[136],"2T":[138],"cells":[140],"unit":[144],"that":[145],"can":[146],"store":[147],"operate":[149],"with":[150,169,194],"ternary":[151,198],"weights":[152],"only":[154],"four":[155],"transistors.":[156],"Besides,":[157],"we":[158],"investigated":[159],"method":[161],"maximize":[163],"in":[167],"conjunction":[168],"analyzing":[170],"device":[172],"mismatch.":[173],"An":[174],"input/weight":[175],"bit-precision":[176],"reconfigurable":[177],"4T":[178],"shows":[182],"1.81fJ/OP":[187],"(including":[188],"refresh":[189],"energy)":[190],"when":[191],"it":[192],"operates":[193],"binary":[195],"inputs":[196],"weights.":[199]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}