{"id":"https://openalex.org/W2971468271","doi":"https://doi.org/10.1109/islped.2019.8824806","title":"Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers","display_name":"Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2971468271","doi":"https://doi.org/10.1109/islped.2019.8824806","mag":"2971468271"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073736826","display_name":"Hossein Farrokhbakht","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Hossein Farrokhbakht","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, CA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101538656","display_name":"Hadi Mardani Kamali","orcid":"https://orcid.org/0000-0003-3619-2465"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hadi Mardani Kamali","raw_affiliation_strings":["Department of ECE, George Mason University, Fairfax, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, George Mason University, Fairfax, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060103552","display_name":"Natalie Enright Jerger","orcid":"https://orcid.org/0000-0002-0526-2080"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Natalie Enright Jerger","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, CA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073736826"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4148,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83592559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8848029375076294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.658476710319519},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6019116640090942},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5977888107299805},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5973110795021057},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.5474728345870972},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49466273188591003},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4938679337501526},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.49248895049095154},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4888765215873718},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4862271845340729},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4703376889228821},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.43780213594436646},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.43184298276901245},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4313773810863495},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.41155678033828735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16861578822135925},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14397266507148743},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13198032975196838},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11761146783828735},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08231237530708313},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0712486207485199}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8848029375076294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.658476710319519},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6019116640090942},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5977888107299805},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5973110795021057},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.5474728345870972},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49466273188591003},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4938679337501526},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49248895049095154},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4888765215873718},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4862271845340729},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4703376889228821},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.43780213594436646},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.43184298276901245},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4313773810863495},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.41155678033828735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16861578822135925},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14397266507148743},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13198032975196838},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11761146783828735},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08231237530708313},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0712486207485199},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1965360969","https://openalex.org/W1974420955","https://openalex.org/W1985818188","https://openalex.org/W2008041840","https://openalex.org/W2010301929","https://openalex.org/W2010840089","https://openalex.org/W2014287990","https://openalex.org/W2023654825","https://openalex.org/W2095795217","https://openalex.org/W2106182601","https://openalex.org/W2106418317","https://openalex.org/W2107848407","https://openalex.org/W2110134128","https://openalex.org/W2114522727","https://openalex.org/W2118231264","https://openalex.org/W2128204867","https://openalex.org/W2133729606","https://openalex.org/W2136684653","https://openalex.org/W2145021036","https://openalex.org/W2147657366","https://openalex.org/W2149580765","https://openalex.org/W2157047157","https://openalex.org/W2160610190","https://openalex.org/W2318422608","https://openalex.org/W2361241452","https://openalex.org/W2526108948","https://openalex.org/W2528200010","https://openalex.org/W2580077518","https://openalex.org/W2744562207","https://openalex.org/W2754547003","https://openalex.org/W2888787488","https://openalex.org/W2999516464","https://openalex.org/W3140261852","https://openalex.org/W3143601411","https://openalex.org/W4238549726","https://openalex.org/W4242621120","https://openalex.org/W4255609122","https://openalex.org/W6679518955"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2017695087","https://openalex.org/W2439487276","https://openalex.org/W2065289416","https://openalex.org/W2290599139","https://openalex.org/W2108200233","https://openalex.org/W4230458348","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Although":[0],"conventional":[1,120],"Network-on-Chip":[2],"(NoC)":[3],"designs":[4,36],"provide":[5,24],"high":[6,31,39],"bandwidth,":[7],"many":[8],"modern":[9],"applications":[10],"for":[11],"many-core":[12],"architectures":[13],"have":[14,57],"significant":[15],"periods":[16,29],"of":[17,30,48,65,71,83,99,131],"low":[18],"NoC":[19,35,54],"utilization.":[20],"Highly":[21],"provisioned":[22],"NoCs":[23],"the":[25,46,62,69,97,110,135],"required":[26],"performance":[27],"during":[28],"activity;":[32],"yet,":[33],"large":[34],"come":[37],"with":[38],"power":[40,50,108,126],"costs.":[41],"Furthermore,":[42],"as":[43],"technology":[44],"shrinks,":[45],"contribution":[47,64],"static":[49,66,125],"increases.":[51],"Hence,":[52],"numerous":[53],"power-gating":[55,72,121],"techniques":[56,73],"been":[58],"proposed":[59],"to":[60,76,107,119],"alleviate":[61],"growing":[63],"power.":[67],"However,":[68],"efficiency":[70],"decreases":[74],"due":[75],"sporadic":[77],"packet":[78,137],"arrivals":[79],"across":[80],"a":[81],"range":[82],"injection":[84],"rates.":[85],"In":[86],"this":[87],"paper,":[88],"we":[89],"propose":[90],"Minimally-Buffered":[91],"Router":[92],"Infrastructure":[93],"(Muffin),":[94],"which":[95],"increases":[96],"number":[98],"traversals":[100],"that":[101],"can":[102],"be":[103],"made":[104],"without":[105],"needing":[106],"on":[109,114],"routers.":[111],"Empirical":[112],"results":[113],"SPLASH-2":[115],"show":[116],"that,":[117],"compared":[118],"scheme,":[122],"Muffin":[123],"improves":[124],"consumption":[127],"by":[128,139],"an":[129],"average":[130,136],"95.4%,":[132],"while":[133],"improving":[134],"latency":[138],"73.7%.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}