{"id":"https://openalex.org/W2972214490","doi":"https://doi.org/10.1109/islped.2019.8824801","title":"Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs","display_name":"Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2972214490","doi":"https://doi.org/10.1109/islped.2019.8824801","mag":"2972214490"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2019.8824801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037514194","display_name":"Da Eun Shim","orcid":"https://orcid.org/0000-0002-2246-1022"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Da Eun Shim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015819338","display_name":"Sai Pentapati","orcid":"https://orcid.org/0000-0003-3966-1749"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Pentapati","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069170442","display_name":"Jeehyun Lee","orcid":"https://orcid.org/0000-0002-0535-7397"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeehyun Lee","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026711954","display_name":"Yun Seop Yu","orcid":"https://orcid.org/0000-0002-5128-6091"},"institutions":[{"id":"https://openalex.org/I119060216","display_name":"Hankyong National University","ror":"https://ror.org/0031nsg68","country_code":"KR","type":"education","lineage":["https://openalex.org/I119060216"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yun Seop Yu","raw_affiliation_strings":["Department of Electrical, Hankyong National University, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Hankyong National University, Korea","institution_ids":["https://openalex.org/I119060216"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037514194"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.08524309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7535054683685303},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7453239560127258},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.730715274810791},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.662825882434845},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6350281238555908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6314229965209961},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6218824982643127},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5726364254951477},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5598134398460388},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5473624467849731},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5164549350738525},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4953061640262604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4943060874938965},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4332493245601654},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4116886556148529},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3950765132904053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3120075464248657},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19329607486724854},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1589953899383545},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1144886314868927}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7535054683685303},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7453239560127258},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.730715274810791},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.662825882434845},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6350281238555908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6314229965209961},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6218824982643127},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5726364254951477},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5598134398460388},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5473624467849731},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5164549350738525},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4953061640262604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4943060874938965},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4332493245601654},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4116886556148529},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3950765132904053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3120075464248657},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19329607486724854},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1589953899383545},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1144886314868927},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2019.8824801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2019.8824801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2002806561","https://openalex.org/W2094727347","https://openalex.org/W2095117703","https://openalex.org/W2404274178","https://openalex.org/W2535521862","https://openalex.org/W2538167498","https://openalex.org/W2569250791","https://openalex.org/W2791191785","https://openalex.org/W2889120648","https://openalex.org/W4236269389","https://openalex.org/W6674354551"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"simple":[5],"but":[6],"effective":[7],"clock":[8,34,38,46,51,78,81,85],"tree":[9,39],"optimization":[10],"algorithms":[11,26],"for":[12,41],"monolithic":[13],"3D":[14,30,45,61],"ICs":[15],"that":[16],"are":[17],"based":[18],"on":[19],"tier":[20],"partitioning":[21],"and":[22,36,54,73,87],"flip-flop":[23],"relocation.":[24],"Our":[25],"take":[27],"into":[28],"account":[29],"timing":[31],"critical":[32],"paths,":[33],"skew,":[35,79],"the":[37,60,94],"hierarchy":[40],"a":[42,70],"better":[43],"quality":[44],"tree.":[47],"We":[48,63],"also":[49],"perform":[50],"slew":[52],"manipulation":[53],"buffer":[55],"reduction":[56],"to":[57,76,93],"further":[58],"improve":[59],"designs.":[62],"tested":[64],"four":[65],"industrial":[66],"benchmarks":[67],"implemented":[68],"using":[69],"commercial":[71],"library":[72],"observed":[74],"up":[75],"34.3%":[77],"35.9%":[80],"wirelength,":[82],"10.0%":[83],"combinational":[84],"power,":[86],"15.5%":[88],"total":[89],"power":[90],"savings":[91],"compared":[92],"state-of-the-art":[95],"[8].":[96]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}