{"id":"https://openalex.org/W2742841780","doi":"https://doi.org/10.1109/islped.2017.8009200","title":"Low power in-memory computing based on dual-mode SOT-MRAM","display_name":"Low power in-memory computing based on dual-mode SOT-MRAM","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2742841780","doi":"https://doi.org/10.1109/islped.2017.8009200","mag":"2742841780"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2017.8009200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/6647","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091750431","display_name":"Farhana Parveen","orcid":"https://orcid.org/0000-0002-8348-7955"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Farhana Parveen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036755436","display_name":"Zhezhi He","orcid":"https://orcid.org/0000-0002-6357-236X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhezhi He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091750431"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":2.4824,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.89992282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7570016384124756},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.6688612699508667},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5988328456878662},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.560863196849823},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5506038069725037},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5167154669761658},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5099667310714722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5084952116012573},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.48421788215637207},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.48226290941238403},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47912025451660156},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.46853628754615784},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4399895966053009},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4250493049621582},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42045900225639343},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37847548723220825},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3314977288246155},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.12770283222198486},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0785173773765564}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7570016384124756},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.6688612699508667},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5988328456878662},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.560863196849823},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5506038069725037},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5167154669761658},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5099667310714722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5084952116012573},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.48421788215637207},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.48226290941238403},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47912025451660156},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.46853628754615784},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4399895966053009},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4250493049621582},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42045900225639343},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37847548723220825},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3314977288246155},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.12770283222198486},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0785173773765564}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/islped.2017.8009200","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009200","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-7646","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/6647","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-7646","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/6647","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W148021875","https://openalex.org/W969608633","https://openalex.org/W1506854048","https://openalex.org/W1524339075","https://openalex.org/W1972350236","https://openalex.org/W2004513455","https://openalex.org/W2024569531","https://openalex.org/W2059252248","https://openalex.org/W2084316737","https://openalex.org/W2087461437","https://openalex.org/W2096199318","https://openalex.org/W2096320918","https://openalex.org/W2113809410","https://openalex.org/W2114972738","https://openalex.org/W2147657366","https://openalex.org/W2153158393","https://openalex.org/W2170382128","https://openalex.org/W2214682759","https://openalex.org/W2328430807","https://openalex.org/W2336787799","https://openalex.org/W2340865130","https://openalex.org/W2416900089","https://openalex.org/W2505622901","https://openalex.org/W2508602506","https://openalex.org/W2548789460","https://openalex.org/W3105284836","https://openalex.org/W3106468038","https://openalex.org/W4240163901","https://openalex.org/W4244896417","https://openalex.org/W4246347327","https://openalex.org/W4254672563","https://openalex.org/W6836480157"],"related_works":["https://openalex.org/W2753615087","https://openalex.org/W2565280077","https://openalex.org/W4243576563","https://openalex.org/W1575240748","https://openalex.org/W4312264564","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W2168550483","https://openalex.org/W2885040162","https://openalex.org/W2316890442"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,26,54,103],"novel":[6],"Spin":[7],"Orbit":[8],"Torque":[9],"Magnetic":[10],"Random":[11],"Access":[12],"Memory":[13],"(SOT-MRAM)":[14],"array":[15],"design":[16,124],"that":[17,121],"could":[18,48,68],"simultaneously":[19],"work":[20],"as":[21,39,102,146],"non-volatile":[22],"memory":[23,37,61,75],"and":[24,80,128,136],"implement":[25],"reconfigurable":[27],"in-memory":[28,66,93],"logic":[29,34,46,67],"(AND,":[30],"OR)":[31],"without":[32],"add-on":[33],"circuits":[35],"to":[36,71,76,106,116,134],"chip":[38],"in":[40,85],"traditional":[41],"logic-in-memory":[42],"designs.":[43],"The":[44,114],"computed":[45],"output":[47],"be":[49,69],"simply":[50],"read":[51],"out":[52],"like":[53],"normal":[55],"MRAM":[56],"bit-cell":[57],"using":[58,96],"the":[59,108,111,122],"shared":[60],"peripheral":[62],"circuits.":[63],"Such":[64],"intrinsic":[65],"used":[70],"process":[72],"data":[73,83,94],"within":[74],"greatly":[77],"reduce":[78],"power-hungry":[79],"long":[81],"distance":[82],"communication":[84],"conventional":[86],"Von-Neumann":[87],"computing":[88],"systems.":[89],"We":[90],"further":[91],"employ":[92],"encryption":[95],"Advanced":[97],"Encryption":[98],"Standard":[99],"(AES)":[100],"algorithm":[101],"case":[104],"study":[105],"demonstrate":[107],"efficiency":[109],"of":[110],"proposed":[112,123],"design.":[113],"device":[115],"architecture":[117],"co-simulation":[118],"results":[119],"show":[120],"can":[125],"achieve":[126],"70.15%":[127],"80.87%":[129],"lower":[130],"energy":[131,144],"consumption":[132,145],"compared":[133],"CMOS-ASIC":[135],"CMOL-AES":[137],"implementations,":[138],"respectively.":[139],"It":[140],"offers":[141],"almost":[142],"similar":[143],"recent":[147],"DW-AES":[148],"implementation,":[149],"but":[150],"with":[151],"60.65%":[152],"less":[153],"area":[154],"overhead.":[155]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}