{"id":"https://openalex.org/W2743069335","doi":"https://doi.org/10.1109/islped.2017.8009173","title":"Approximate memory compression for energy-efficiency","display_name":"Approximate memory compression for energy-efficiency","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2743069335","doi":"https://doi.org/10.1109/islped.2017.8009173","mag":"2743069335"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2017.8009173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047643363","display_name":"Ashish Ranjan","orcid":"https://orcid.org/0000-0003-2434-0475"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashish Ranjan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066464351","display_name":"Arnab Raha","orcid":"https://orcid.org/0000-0002-8848-1069"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arnab Raha","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102009759","display_name":"Vijay Raghunathan","orcid":"https://orcid.org/0000-0003-4713-5386"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vijay Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065766721","display_name":"Anand Raghunathan","orcid":"https://orcid.org/0000-0002-4624-564X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anand Raghunathan","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.847408652305603},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7166649699211121},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.6097381711006165},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5843144655227661},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5769293308258057},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5383274555206299},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.510452151298523},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5027592182159424},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4670362174510956},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4561348557472229},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.4520190358161926},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.43724262714385986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.434265673160553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4176124036312103},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4148523211479187},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.32243847846984863},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17485705018043518},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.11688756942749023}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.847408652305603},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7166649699211121},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.6097381711006165},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5843144655227661},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5769293308258057},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5383274555206299},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.510452151298523},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5027592182159424},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4670362174510956},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4561348557472229},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.4520190358161926},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.43724262714385986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.434265673160553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4176124036312103},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4148523211479187},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.32243847846984863},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17485705018043518},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.11688756942749023},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2017.8009173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2003777196","https://openalex.org/W2020517863","https://openalex.org/W2030922317","https://openalex.org/W2033982707","https://openalex.org/W2052201685","https://openalex.org/W2097243222","https://openalex.org/W2231875869","https://openalex.org/W2237415205","https://openalex.org/W2244005500","https://openalex.org/W2293281321","https://openalex.org/W2565435739","https://openalex.org/W2612832886","https://openalex.org/W4233443167","https://openalex.org/W4236372686","https://openalex.org/W6731209319"],"related_works":["https://openalex.org/W3029446734","https://openalex.org/W2155373950","https://openalex.org/W2145279299","https://openalex.org/W4243618206","https://openalex.org/W2138825797","https://openalex.org/W2057195881","https://openalex.org/W2041174925","https://openalex.org/W2623880136","https://openalex.org/W4233816696","https://openalex.org/W2539284540"],"abstract_inverted_index":{"Memory":[0],"subsystems":[1],"are":[2,113],"a":[3,24,90,101,120,138,151,163,169,175,186,193,201],"major":[4],"energy":[5,191],"bottleneck":[6],"in":[7,189,197,206],"computing":[8],"platforms":[9],"due":[10],"to":[11,41,58,69,89,108,115],"frequent":[12],"transfers":[13],"between":[14],"processors":[15],"and":[16,38,46,68,160,168,192],"off-chip":[17,43],"memory.":[18],"We":[19,99,117,145],"propose":[20,119],"approximate":[21,50,96,182],"memory":[22,44,51,56,62,86,97,158,183],"compression,":[23,52],"technique":[25],"that":[26,64,104,112,125,137],"leverages":[27],"the":[28,55,72,84,128,132,155],"intrinsic":[29],"resilience":[30],"of":[31,61,177],"emerging":[32],"workloads":[33],"such":[34,136],"as":[35],"machine":[36,179],"learning":[37,180],"data":[39,73,110,134],"analytics":[40],"reduce":[42],"traffic":[45],"energy.":[47],"To":[48,79],"realize":[49],"we":[53],"enhance":[54],"controller":[57,87,159],"be":[59],"aware":[60],"regions":[63],"contain":[65],"approximation-resilient":[66],"data,":[67],"transparently":[70],"compress/decompress":[71],"written":[74],"to/read":[75],"from":[76],"these":[77],"regions.":[78],"provide":[80],"control":[81,123],"over":[82],"approximations,":[83],"quality-aware":[85],"conforms":[88],"specified":[91],"error":[92,129],"constraint":[93],"for":[94,131,200],"each":[95],"region.":[98],"design":[100],"software":[102],"interface":[103],"programmers":[105],"can":[106],"use":[107],"identify":[109],"structures":[111,135],"resilient":[114],"approximations.":[116],"also":[118],"runtime":[121],"quality":[122,142],"framework":[124],"automatically":[126],"determines":[127],"constraints":[130],"identified":[133],"given":[139],"target":[140],"application-level":[141],"is":[143],"maintained.":[144],"evaluate":[146],"our":[147],"proposal":[148],"by":[149],"implementing":[150],"hardware":[152],"prototype":[153],"using":[154],"Intel":[156],"UniPHY-DDR3":[157],"NIOS-II":[161],"processor,":[162],"Hynix":[164],"DDR3":[165],"DRAM":[166,190],"module,":[167],"Stratix-IV":[170],"FPGA":[171],"development":[172],"board.":[173],"Across":[174],"suite":[176],"8":[178],"benchmarks,":[181],"compression":[184],"obtains":[185],"1.28\u00d7":[187],"benefit":[188],"simultaneous":[194],"11.5%":[195],"improvement":[196],"execution":[198],"time":[199],"small":[202],"(<;":[203],"1.5%)":[204],"loss":[205],"output":[207],"quality.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}