{"id":"https://openalex.org/W2742539906","doi":"https://doi.org/10.1109/islped.2017.8009160","title":"A 32nm, 0.65\u201310GHz, 0.9/0.3 ps/\u03c3 TX/RX jitter single inductor digital fractional-n clock generator for reconfigurable serial I/O","display_name":"A 32nm, 0.65\u201310GHz, 0.9/0.3 ps/\u03c3 TX/RX jitter single inductor digital fractional-n clock generator for reconfigurable serial I/O","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2742539906","doi":"https://doi.org/10.1109/islped.2017.8009160","mag":"2742539906"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2017.8009160","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075731463","display_name":"William Y. Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Y. Li","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100661079","display_name":"Hyung Seok Kim","orcid":"https://orcid.org/0000-0003-2386-7945"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyung Seok Kim","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039602588","display_name":"Kailash Chandrashekar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kailash Chandrashekar","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042110041","display_name":"Khoa Nguyen","orcid":"https://orcid.org/0000-0002-7638-6654"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Khoa Nguyen","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058466731","display_name":"Ashoke Ravi","orcid":"https://orcid.org/0000-0001-8302-622X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashoke Ravi","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0919985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8851898908615112},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7545644044876099},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5850927829742432},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4955223798751831},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46062225103378296},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.4355139434337616},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.41527625918388367},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33303532004356384},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23358887434005737},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17837399244308472},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1233772337436676}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8851898908615112},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7545644044876099},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5850927829742432},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4955223798751831},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46062225103378296},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.4355139434337616},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.41527625918388367},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33303532004356384},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23358887434005737},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17837399244308472},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1233772337436676}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2017.8009160","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1996279584","https://openalex.org/W2021988103","https://openalex.org/W2024122052","https://openalex.org/W2090963250","https://openalex.org/W2113037969","https://openalex.org/W2125274063","https://openalex.org/W2136801359","https://openalex.org/W2152453880","https://openalex.org/W6680192317"],"related_works":["https://openalex.org/W2976219355","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W1486070987","https://openalex.org/W3064661991","https://openalex.org/W2301158783","https://openalex.org/W2369998856","https://openalex.org/W2904837305"],"abstract_inverted_index":{"In":[0,47,99,143],"CPU,":[1],"SOC,":[2],"GPU,":[3],"and":[4,74,76,154,167,194],"PC-on-chip,":[5],"I/O":[6,16,83,122,128],"power":[7,14],"consumption":[8],"can":[9],"be":[10],"significant.":[11],"To":[12],"improve":[13],"efficiency,":[15],"bundles":[17],"in":[18,72,179],"group":[19],"of":[20,191],"4,":[21],"8,":[22],"or":[23],"16b,":[24],"should":[25],"scale":[26],"their":[27],"data":[28,44,65,138],"rate":[29,45,66],"according":[30],"to":[31,41,80,92,134],"the":[32,59,64,96,131],"application":[33],"requirements.":[34],"However,":[35],"clocking":[36],"architecture":[37,126],"imposes":[38],"significant":[39],"challenges":[40],"support":[42],"different":[43,137],"simultaneously.":[46],"high":[48],"bandwidth":[49],"I/O,":[50],"LC":[51,112,157],"oscillators":[52],"are":[53,70,147],"preferred":[54],"for":[55,120,173],"low":[56],"jitter,":[57],"but":[58],"limited":[60],"frequency":[61,171],"range":[62],"confines":[63],"tuning.":[67],"Multiple":[68],"LC-PLLs":[69,146],"costly":[71],"area":[73],"power,":[75,153],"sometimes":[77],"infeasible":[78],"due":[79],"heavily":[81],"congested":[82],"area.":[84],"Worse":[85],"still,":[86],"couplings":[87],"between":[88,156],"inductors":[89],"could":[90],"lead":[91],"PLL":[93,133,160],"pulling":[94],"closing":[95],"sampling":[97],"eye.":[98],"this":[100],"paper,":[101],"a":[102,110,162,168,180,187],"reconfigurable":[103],"0.65-10GHz":[104],"digital":[105,116],"fractional-n":[106],"clock":[107],"generator":[108],"using":[109],"single":[111],"PLL,":[113],"calibrated":[114],"0.75/1.25/1.75":[115],"fractional":[117],"post":[118],"dividers":[119],"serial":[121],"is":[123],"presented.":[124],"The":[125,159,177],"enables":[127],"driven":[129],"by":[130,149],"same":[132],"operate":[135],"at":[136],"rate,":[139],"thereby":[140],"reducing":[141],"power.":[142],"addition,":[144],"multiple":[145],"replaced":[148],"one":[150],"saving":[151],"area,":[152],"coupling":[155],"oscillators.":[158],"incorporates":[161],"staggered":[163],"varactor,":[164],"wide-tuning":[165],"VCO,":[166],"hysteretic":[169],"redundant":[170],"acquisition":[172],"improved":[174],"temperature":[175],"stability.":[176],"prototype":[178],"32nm":[181],"high-k":[182],"metal":[183],"gate":[184],"process":[185],"has":[186],"measured":[188],"TX/RX":[189],"jitter":[190],"0.9/0.3":[192],"ps/\u03c3":[193],"dissipates":[195],"36.2mW":[196],"from":[197],"1.05V":[198],"supply.":[199]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}