{"id":"https://openalex.org/W2743154526","doi":"https://doi.org/10.1109/islped.2017.8009153","title":"Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches","display_name":"Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2743154526","doi":"https://doi.org/10.1109/islped.2017.8009153","mag":"2743154526"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2017.8009153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021078032","display_name":"Tsai-Kan Chien","orcid":"https://orcid.org/0000-0002-9864-5768"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsai-Kan Chien","raw_affiliation_strings":["National Cheng Kung University, Tainan, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, TW","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015109763","display_name":"Lih\u2010Yih Chiou","orcid":"https://orcid.org/0000-0002-4161-5787"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Lih-Yih Chiou","raw_affiliation_strings":["National Cheng Kung University, Tainan, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, TW","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112304572","display_name":"Y.-C. Tsou","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Sung Tsou","raw_affiliation_strings":["National Cheng Kung University, Tainan, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, TW","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112150802","display_name":"Shyh-Shyuan Sheu","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shyh-Shyuan Sheu","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, TW","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055475468","display_name":"Peihua Wang","orcid":"https://orcid.org/0000-0002-6665-3384"},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pei-Hua Wang","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, TW","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108417335","display_name":"Ming\u2010Jinn Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ming-Jinn Tsai","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, TW","institution_ids":["https://openalex.org/I142066694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004605327","display_name":"Chih\u2010I Wu","orcid":"https://orcid.org/0000-0003-3613-7511"},"institutions":[{"id":"https://openalex.org/I142066694","display_name":"ITRI International","ror":"https://ror.org/04wwsbd59","country_code":"US","type":"facility","lineage":["https://openalex.org/I142066694"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chih-I Wu","raw_affiliation_strings":["Industrial Technology Research Institute, Hsinchu, TW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute, Hsinchu, TW","institution_ids":["https://openalex.org/I142066694"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7584,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62787262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9043329954147339},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8444745540618896},{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.7927177548408508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7303076982498169},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5270319581031799},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4768882095813751},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.44912198185920715},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4303719997406006},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.42148345708847046},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2504214346408844},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14645439386367798},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11589086055755615},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10891449451446533}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9043329954147339},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8444745540618896},{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.7927177548408508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7303076982498169},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5270319581031799},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4768882095813751},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.44912198185920715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4303719997406006},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.42148345708847046},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2504214346408844},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14645439386367798},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11589086055755615},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10891449451446533},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2017.8009153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2017.8009153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2002612140","https://openalex.org/W2004369723","https://openalex.org/W2012923077","https://openalex.org/W2021797032","https://openalex.org/W2023073815","https://openalex.org/W2116826022","https://openalex.org/W2338411938","https://openalex.org/W3147752412"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2533127403","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2038212394","https://openalex.org/W2783549708","https://openalex.org/W2410132916","https://openalex.org/W2104937488"],"abstract_inverted_index":{"Nonvolatile":[0],"static":[1],"random-access":[2,21],"memory":[3,22],"(NV-SRAM)":[4],"is":[5,27,62,99,113,126],"a":[6,17,65],"crucial":[7],"component":[8],"type":[9],"for":[10],"normally-off":[11],"computing":[12],"systems.":[13],"This":[14,143],"work":[15],"proposes":[16],"novel":[18],"10T2R":[19],"resistive":[20,97],"(ReRAM)-based":[23],"NV-SRAM":[24],"controller":[25],"that":[26,71,82],"aware":[28],"of":[29,37,87,109,137],"redundant":[30,38,67,110],"bit":[31,39,111],"writes":[32,112],"and":[33,133,150],"considers":[34],"the":[35,48,51,95,107,134,138],"conditions":[36,69],"writes.":[40],"When":[41],"data":[42,52],"stored":[43],"in":[44,53],"SRAM":[45],"cells":[46],"are":[47],"same":[49],"as":[50,83,85,106],"ReRAM":[54,124,135],"devices,":[55],"backup":[56,61,117],"can":[57,73,91,120,145],"be":[58,74,92,121,146],"skipped.":[59],"Otherwise,":[60],"performed.":[63],"As":[64,104],"result,":[66],"bit-write":[68],"indicate":[70],"energy":[72,89,118],"saved":[75,93],"when":[76,94],"backing":[77],"up":[78],"data.":[79],"Simulations":[80],"show":[81],"much":[84],"93%":[86],"typical":[88],"requirements":[90],"high":[96],"state":[98],"larger":[100,114],"than":[101,115],"10":[102],"M\u03a9.":[103],"long":[105],"probability":[108],"25%,":[116],"saving":[119],"achieved.":[122],"The":[123],"chip":[125],"manufactured":[127],"with":[128],"90":[129],"nm":[130],"CMOS":[131],"technology":[132],"process":[136],"Industrial":[139],"Technology":[140],"Research":[141],"Institute.":[142],"design":[144],"applied":[147],"to":[148],"L2":[149],"L3":[151],"caches.":[152]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}