{"id":"https://openalex.org/W4248099653","doi":"https://doi.org/10.1109/islped.2013.6629318","title":"An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices","display_name":"An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4248099653","doi":"https://doi.org/10.1109/islped.2013.6629318"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100370106","display_name":"Yuhao Wang","orcid":"https://orcid.org/0000-0002-9724-9667"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Yuhao Wang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100432170","display_name":"Hao Yu","orcid":"https://orcid.org/0000-0001-8747-3203"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hao Yu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100370106"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":3.0739,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.92305325,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"329","last_page":"334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6851091980934143},{"id":"https://openalex.org/keywords/nanowire","display_name":"Nanowire","score":0.645447313785553},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5873572826385498},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5511969923973083},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5372893810272217},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5357949137687683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4640103578567505},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4509134888648987},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4434839189052582},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.4434422552585602},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42538610100746155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3775472044944763},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3695094585418701},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35017916560173035},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2625376284122467},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.15983614325523376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10225120186805725}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6851091980934143},{"id":"https://openalex.org/C74214498","wikidata":"https://www.wikidata.org/wiki/Q631739","display_name":"Nanowire","level":2,"score":0.645447313785553},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5873572826385498},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5511969923973083},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5372893810272217},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5357949137687683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4640103578567505},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4509134888648987},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4434839189052582},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.4434422552585602},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42538610100746155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3775472044944763},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3695094585418701},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35017916560173035},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2625376284122467},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.15983614325523376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10225120186805725},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629318","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321026","display_name":"Ministry of Earth Sciences","ror":"https://ror.org/013cf5k59"},{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1971556564","https://openalex.org/W1981443800","https://openalex.org/W1983739214","https://openalex.org/W1990566785","https://openalex.org/W2002711855","https://openalex.org/W2005242923","https://openalex.org/W2017503133","https://openalex.org/W2028802049","https://openalex.org/W2035257891","https://openalex.org/W2104644701","https://openalex.org/W2112181056","https://openalex.org/W2129857517","https://openalex.org/W2144691765","https://openalex.org/W2148984848","https://openalex.org/W2483407611","https://openalex.org/W2526202524","https://openalex.org/W4211012425","https://openalex.org/W6679203738"],"related_works":["https://openalex.org/W2505369450","https://openalex.org/W2315140189","https://openalex.org/W248835169","https://openalex.org/W4234756210","https://openalex.org/W1977963439","https://openalex.org/W2083861765","https://openalex.org/W2484628155","https://openalex.org/W2561005478","https://openalex.org/W2043352873","https://openalex.org/W4381612949"],"abstract_inverted_index":{"As":[0],"one":[1],"recently":[2],"introduced":[3],"non-volatile":[4],"memory":[5,17,55,60,111],"(NVM)":[6],"device,":[7],"domain-wall":[8,27,41,53,74],"nanowire":[9,28,42,54,75],"(or":[10],"race-track)":[11],"has":[12],"shown":[13],"potential":[14],"for":[15,31,48,61,68],"main":[16,59,110],"storage":[18,63],"but":[19],"also":[20,93],"computing":[21,34,100],"capability.":[22],"In":[23],"this":[24],"paper,":[25],"the":[26,52,98,115],"is":[29,46,56],"studied":[30],"a":[32,104],"memory-based":[33],"platform":[35,101],"towards":[36],"ultra-low-power":[37],"big-data":[38,49],"processing.":[39],"One":[40],"based":[43,76,122],"logic-in-memory":[44,77],"architecture":[45],"proposed":[47,99],"processing,":[50],"where":[51],"deployed":[57],"as":[58,64,66],"data":[62],"well":[65],"XOR-logic":[67],"comparison":[69],"and":[70,92,112],"addition":[71],"operations.":[72],"The":[73],"circuits":[78],"are":[79],"evaluated":[80,85],"by":[81,86],"SPICE-level":[82],"verifications.":[83],"Further":[84],"applications":[87],"of":[88],"general-purpose":[89],"SPEC2006":[90],"benchmark":[91],"web-searching":[94],"oriented":[95],"Phoenix":[96],"benchmark,":[97],"can":[102],"exhibit":[103],"significant":[105],"power":[106],"saving":[107],"on":[108],"both":[109],"ALU":[113],"under":[114],"similar":[116],"performance":[117],"when":[118],"compared":[119],"to":[120],"CMOS":[121],"designs.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}