{"id":"https://openalex.org/W4246688232","doi":"https://doi.org/10.1109/islped.2013.6629317","title":"Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-V&lt;inf&gt;t&lt;/inf&gt; methodology","display_name":"Robustness-driven energy-efficient ultra-low voltage standard cell design with intra-cell mixed-V&lt;inf&gt;t&lt;/inf&gt; methodology","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4246688232","doi":"https://doi.org/10.1109/islped.2013.6629317"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629317","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100960597","display_name":"Wenfeng Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Wenfeng Zhao","raw_affiliation_strings":["Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034193518","display_name":"Chin Hau Hoo","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chin Hau Hoo","raw_affiliation_strings":["Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011476898","display_name":"Anastacia B. Alvarez","orcid":"https://orcid.org/0000-0002-9988-367X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anastacia B. Alvarez","raw_affiliation_strings":["Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100960597"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66239701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"323","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8549647331237793},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6826804876327515},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6467563509941101},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5677542686462402},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5197679400444031},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.517099142074585},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47358542680740356},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45277857780456543},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4397085905075073},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4214444160461426},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.41597557067871094},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.41065773367881775},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35309940576553345},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3511276841163635},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.33073103427886963},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2249886393547058},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2170570194721222},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.182636559009552}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8549647331237793},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6826804876327515},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6467563509941101},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5677542686462402},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5197679400444031},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.517099142074585},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47358542680740356},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45277857780456543},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4397085905075073},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4214444160461426},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.41597557067871094},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.41065773367881775},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35309940576553345},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3511276841163635},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33073103427886963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2249886393547058},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2170570194721222},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.182636559009552},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/islped.2013.6629317","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629317","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/84149","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/84149","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1967171495","https://openalex.org/W2004113442","https://openalex.org/W2017216250","https://openalex.org/W2020875745","https://openalex.org/W2053774923","https://openalex.org/W2064167794","https://openalex.org/W2101466451","https://openalex.org/W2102178383","https://openalex.org/W2107877082","https://openalex.org/W2118396866","https://openalex.org/W2121910461","https://openalex.org/W2127681166","https://openalex.org/W2143154265","https://openalex.org/W2166252221","https://openalex.org/W4230854430","https://openalex.org/W6675993730"],"related_works":["https://openalex.org/W2585935494","https://openalex.org/W2952987165","https://openalex.org/W3107541594","https://openalex.org/W2020064877","https://openalex.org/W2002139288","https://openalex.org/W759823822","https://openalex.org/W2090940600","https://openalex.org/W2337636225","https://openalex.org/W2134697552","https://openalex.org/W2623440917"],"abstract_inverted_index":{"High":[0],"functional":[1,74],"yield":[2,75,169],"is":[3,16],"one":[4],"of":[5,63],"the":[6,47,59,68,72,77,108,113,126,134,154,158,162,167],"key":[7],"challenges":[8],"for":[9,46],"subthreshold":[10],"standard":[11],"cell":[12,128],"designs.":[13],"Device":[14],"upsizing":[15],"a":[17,36,84],"commonly":[18],"used":[19],"but":[20],"suboptimal":[21],"method":[22],"due":[23],"to":[24,66,96,142,153],"its":[25],"overheads":[26],"in":[27,58],"energy":[28],"and":[29,98,112,147,161],"area.":[30],"In":[31,132],"this":[32],"paper,":[33],"we":[34],"propose":[35],"robustness-driven":[37],"intra-cell":[38],"mixed-V":[39,119],"<sub":[40,120],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[41,121],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">t</sub>":[42,122],"design":[43,92],"methodology":[44,93],"(MVT-ULV)":[45],"robust":[48],"ultra-low":[49],"voltage":[50,56,106],"operation.":[51],"It":[52,70],"uses":[53],"low":[54],"threshold":[55],"transistors":[57],"weak":[60],"pulling":[61],"network":[62],"logic":[64],"gates":[65],"enhance":[67],"robustness.":[69],"guarantees":[71],"high":[73],"with":[76,116,157],"minimum":[78],"energy/area":[79],"overheads.":[80],"We":[81],"demonstrate":[82],"on":[83,144],"commercial":[85,109],"65nm":[86],"CMOS":[87],"process":[88],"that,":[89],"our":[90],"proposed":[91,135],"shows":[94],"up":[95],"60mV":[97],"110mV":[99],"robustness":[100],"improvement":[101,150],"at":[102],"300mV":[103],"power":[104],"supply":[105],"over":[107],"library":[110,137],"cells":[111,114],"built":[115,156],"previous":[117,163],"Leakage-Minimization":[118],"methods":[123,160,165],"(MVT-LM)":[124],"under":[125,166],"same":[127,168],"area":[129],"constraints,":[130,170],"respectively.":[131,171],"addition,":[133],"MVT-ULV":[136],"enables":[138],"ITC'99":[139],"benchmark":[140],"circuits":[141],"show":[143],"average":[145],"30.1%":[146],"78.1%":[148],"energy-efficiency":[149],"when":[151],"compared":[152],"libraries":[155],"device-upsizing":[159],"MVT-LM":[164]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}