{"id":"https://openalex.org/W4236722794","doi":"https://doi.org/10.1109/islped.2013.6629293","title":"Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor","display_name":"Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4236722794","doi":"https://doi.org/10.1109/islped.2013.6629293"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009645584","display_name":"Alan J. Drake","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alan J. Drake","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, US"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, US","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027002892","display_name":"Michael S. Floyd","orcid":"https://orcid.org/0000-0001-7229-3357"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael S. Floyd","raw_affiliation_strings":["IBM System and Tech. Group Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM System and Tech. Group Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018245672","display_name":"Richard L. Willaman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard L. Willaman","raw_affiliation_strings":["IBM System and Tech. Group Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM System and Tech. Group Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047768449","display_name":"Derek J. Hathaway","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Derek J. Hathaway","raw_affiliation_strings":["IBM System and Tech. Group Essex Junction, VT"],"affiliations":[{"raw_affiliation_string":"IBM System and Tech. Group Essex Junction, VT","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076300981","display_name":"Joshua Hernandez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Joshua Hernandez","raw_affiliation_strings":["IBM System and Tech. Group Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM System and Tech. Group Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077480312","display_name":"Crystal Soja","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Crystal Soja","raw_affiliation_strings":["IBM System and Tech. Group Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM System and Tech. Group Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020568431","display_name":"Marshall D. Tiner","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marshall D. Tiner","raw_affiliation_strings":["IBM System and Tech. Group Austin, TX"],"affiliations":[{"raw_affiliation_string":"IBM System and Tech. Group Austin, TX","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018502103","display_name":"Gary D. Carpenter","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gary D. Carpenter","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, US"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, US","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082822420","display_name":"Robert M. Senger","orcid":"https://orcid.org/0000-0002-0360-7014"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert M. Senger","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, US"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, US","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5009645584"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":1.1823,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.82596755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7543481588363647},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7433634400367737},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5713366270065308},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4982023239135742},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4661610722541809},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.45139947533607483},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4412156343460083},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.41817986965179443},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4111140966415405},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3964560627937317},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27898862957954407},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1936682164669037}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7543481588363647},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7433634400367737},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5713366270065308},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4982023239135742},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4661610722541809},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.45139947533607483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4412156343460083},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.41817986965179443},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4111140966415405},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3964560627937317},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27898862957954407},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1936682164669037},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629293","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1911029421","https://openalex.org/W1981384041","https://openalex.org/W1993986066","https://openalex.org/W2015917466","https://openalex.org/W2043318181","https://openalex.org/W2079706534","https://openalex.org/W2098163907","https://openalex.org/W2124256021","https://openalex.org/W2156667996","https://openalex.org/W6640006728","https://openalex.org/W6670518604"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W4385624389","https://openalex.org/W4381745543","https://openalex.org/W2979324006","https://openalex.org/W2054263477","https://openalex.org/W2187168840","https://openalex.org/W2369807905","https://openalex.org/W2800123115","https://openalex.org/W2103790907","https://openalex.org/W2115565809"],"abstract_inverted_index":{"A":[0],"32nm":[1],"SOI":[2],"critical":[3],"path":[4],"monitor":[5],"(CPM)":[6],"that":[7],"can":[8],"provide":[9],"timing":[10],"measurements":[11],"to":[12,30,38,51,70,77,82],"a":[13,59],"Digital":[14],"PLL":[15],"for":[16,86,94,100],"dynamic":[17],"frequency":[18,85,99],"adjustments":[19],"in":[20,91],"the":[21,75,79],"8-core":[22],"POWER7+\u2122":[23],"microprocessor":[24],"is":[25,44],"described.":[26],"The":[27,68],"CPM":[28],"calibrates":[29],"within":[31,52],"2%":[32],"of":[33,54,65],"cycle":[34],"time":[35],"from":[36],"nominal":[37,55,66],"turbo":[39],"voltages.":[40],"Its":[41],"voltage":[42,93],"sensitivity":[43,50],"10mV/bit.":[45],"It":[46],"tracks":[47],"processor":[48,80],"temperature":[49],"1.5%":[53,64],"frequency,":[56],"and":[57],"has":[58],"sample":[60],"jitter":[61],"less":[62],"than":[63],"frequency.":[67],"ability":[69],"detect":[71],"noise":[72],"dynamically":[73],"allows":[74],"system":[76],"operate":[78],"closer":[81],"its":[83],"optimal":[84],"any":[87],"given":[88],"voltage,":[89],"resulting":[90],"lower":[92],"power":[95],"savings":[96],"or":[97],"higher":[98],"performance":[101],"improvements.":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}