{"id":"https://openalex.org/W4232716151","doi":"https://doi.org/10.1109/islped.2013.6629291","title":"Minimum supply voltage for sequential logic circuits in a 22nm technology","display_name":"Minimum supply voltage for sequential logic circuits in a 22nm technology","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4232716151","doi":"https://doi.org/10.1109/islped.2013.6629291"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101855495","display_name":"Chia\u2010Hsiang Chen","orcid":"https://orcid.org/0000-0003-2805-1275"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chia-Hsiang Chen","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, US"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, US","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith Bowman","raw_affiliation_strings":["Intel Corp, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corp, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085682261","display_name":"Charles Augustine","orcid":"https://orcid.org/0000-0001-8892-6286"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Augustine","raw_affiliation_strings":["Intel Corp, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corp, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038110244","display_name":"Zhengya Zhang","orcid":"https://orcid.org/0000-0001-5963-9018"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengya Zhang","raw_affiliation_strings":["University of Michigan, Ann Arbor, MI, US"],"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, MI, US","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111484157","display_name":"Jim Tschanz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Tschanz","raw_affiliation_strings":["Intel Corp, Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Intel Corp, Santa Clara, CA, US","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101855495"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.80082067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5388644933700562},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4554053246974945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4483524560928345},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3398451805114746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17891135811805725}],"concepts":[{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5388644933700562},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4554053246974945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4483524560928345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3398451805114746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17891135811805725},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1505220924","https://openalex.org/W2002612140","https://openalex.org/W2033095027","https://openalex.org/W2033443176","https://openalex.org/W2099231065","https://openalex.org/W2108704847","https://openalex.org/W2109458212","https://openalex.org/W2111013026","https://openalex.org/W2113115586","https://openalex.org/W2117648153","https://openalex.org/W2162517322","https://openalex.org/W2166243422","https://openalex.org/W2543171663","https://openalex.org/W4233127653","https://openalex.org/W4237030520"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2899084033","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2317200988","https://openalex.org/W2376932109","https://openalex.org/W2382290278","https://openalex.org/W2350741829"],"abstract_inverted_index":{"The":[0],"minimum":[1],"supply":[2,35],"voltage":[3,36,132],"(V":[4,37],"<sub":[5,38,76,82,110,119,126,156,165],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[6,39,77,83,111,120,127,157,166],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">min</sub>":[7,78,112,121,158,167],")":[8,41],"is":[9],"explored":[10],"for":[11,133],"sequential":[12,150],"logic":[13],"circuits":[14],"by":[15,159,168],"statistically":[16],"simulating":[17],"the":[18,59,80,87,95,134,144,149,153,162],"impact":[19],"of":[20,62,94,113,122],"within-die":[21],"process":[22,135],"variations":[23],"and":[24,31,115,161],"gate-dielectric":[25],"soft":[26],"breakdown":[27],"on":[28],"data":[29],"retention":[30],"hold":[32,48,88],"time.":[33,97],"As":[34],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">cc</sub>":[40,84],"scales,":[42],"statistical":[43],"circuit":[44,53,151],"simulations":[45],"demonstrate":[46],"that":[47,142],"time":[49,89],"increases":[50],"faster":[51],"than":[52],"delay":[54],"or":[55],"cycle":[56,96],"time,":[57],"consequently":[58],"required":[60],"number":[61],"min-delay":[63],"buffers":[64],"increases.":[65],"For":[66],"this":[67],"reason,":[68],"a":[69,91,101,107,116,130],"new":[70],"hold-time":[71,117,154],"violation":[72],"metric":[73],"defines":[74],"V":[75,81,109,118,125,155,164],"as":[79],"in":[85,100,148],"which":[86],"exceeds":[90],"target":[92],"percentage":[93],"Simulation":[98],"results":[99],"22nm":[102],"tri-gate":[103],"CMOS":[104],"technology":[105,136],"indicate":[106],"data-retention":[108],"0.61Vnorm":[114],"0.73Vnorm,":[123],"where":[124],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">norm</sub>":[128],"represents":[129],"normalized":[131],"node.":[137],"A":[138],"key":[139],"insight":[140],"reveals":[141],"upsizing":[143],"first":[145],"clock":[146],"inverter":[147],"reduces":[152],"18%":[160],"overall":[163],"16%.":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}