{"id":"https://openalex.org/W4235420528","doi":"https://doi.org/10.1109/islped.2013.6629288","title":"An energy-efficient 5-MHz to 20-MHz, 12-bit reconfigurable continuous-time ΣΔ modulator for 4G-LTE application","display_name":"An energy-efficient 5-MHz to 20-MHz, 12-bit reconfigurable continuous-time ΣΔ modulator for 4G-LTE application","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4235420528","doi":"https://doi.org/10.1109/islped.2013.6629288"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100336850","display_name":"Jing Li","orcid":"https://orcid.org/0000-0001-9980-0224"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jing Li","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109304664","display_name":"Zhu Ruiyuan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruiyuan Zhu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681724","display_name":"Ting Yi","orcid":"https://orcid.org/0000-0002-9960-3746"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ting Yi","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028312498","display_name":"Bill Liu","orcid":"https://orcid.org/0000-0002-3073-1598"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bill Liu","raw_affiliation_strings":["Analog Devices, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Analog Devices, Shanghai, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100522220","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0001-8995-9995"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100336850"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.38738399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6795790195465088},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6314260959625244},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5759129524230957},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.568679928779602},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.564639151096344},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5304310321807861},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5216518044471741},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5178873538970947},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46038341522216797},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24272695183753967},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18914490938186646}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6795790195465088},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6314260959625244},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5759129524230957},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.568679928779602},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.564639151096344},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5304310321807861},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5216518044471741},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5178873538970947},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46038341522216797},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24272695183753967},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18914490938186646}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1531446014","https://openalex.org/W2073140918","https://openalex.org/W2106319312","https://openalex.org/W2118713198","https://openalex.org/W2151870613","https://openalex.org/W3152009063","https://openalex.org/W6631871360"],"related_works":["https://openalex.org/W2157802116","https://openalex.org/W3047813805","https://openalex.org/W2159595243","https://openalex.org/W1991579521","https://openalex.org/W2124502750","https://openalex.org/W580081827","https://openalex.org/W2113057816","https://openalex.org/W2542642610","https://openalex.org/W2143648845","https://openalex.org/W2045927891"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"energy-efficient":[4],"reconfigurable":[5,25],"3":[6],"rd":[9],"-order":[10],"continuous-time":[11],"\u03a3\u0394":[12],"modulator,":[13],"which":[14,39],"can":[15,40],"satisfy":[16],"multi-band":[17],"modes":[18],"for":[19],"4G-LTE":[20],"application.":[21],"To":[22],"expand":[23],"the":[24,30,48,63,82,88,111,137],"bandwidth":[26],"range":[27],"and":[28,44,70,107,136],"optimize":[29],"energy":[31],"efficiency,":[32],"this":[33,118],"work":[34,119],"employs":[35],"a":[36],"flexible":[37],"architecture,":[38],"switch":[41],"between":[42],"feed-forward":[43],"feed-back":[45],"topologies.":[46],"At":[47],"circuit":[49],"level,":[50],"in":[51,85,114],"order":[52],"to":[53,80,103,142],"reduce":[54],"power":[55,90],"consumption,":[56],"flexibility":[57],"is":[58,101],"also":[59],"introduced":[60],"into":[61],"all":[62],"core":[64],"blocks,":[65],"including":[66],"amplifiers,":[67],"multi-bit":[68,75],"quantizer":[69,76],"feedback":[71,99],"DAC.":[72],"In":[73],"addition,":[74],"utilizes":[77],"interpolating":[78],"technique":[79],"relax":[81],"wide-band":[83],"amplifier":[84,95],"terms":[86],"of":[87,110,123],"low":[89],"design.":[91],"A":[92],"power-efficient":[93],"three-stage":[94],"with":[96,130],"modified":[97],"positive":[98],"compensation":[100],"used":[102],"process":[104],"high-speed":[105],"signal":[106],"enhance":[108],"linearity":[109],"modulator.":[112],"Implemented":[113],"130nm":[115],"CMOS":[116],"technology,":[117],"achieves":[120],"peak":[121],"SNR":[122],"72.7/66.7/60.4/59.0":[124],"dB":[125],"over":[126],"5/10/15/20":[127],"MHz":[128],"BW":[129],"8/14.7/16/21":[131],"mW":[132],"from":[133],"1.2V":[134],"supply,":[135],"respective":[138],"FOMs":[139],"are":[140],"optimized":[141],"227/443/657/773":[143],"fJ/conv.":[144]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}