{"id":"https://openalex.org/W4251016701","doi":"https://doi.org/10.1109/islped.2013.6629267","title":"SRAM cell optimization for low AV<inf>T</inf> transistors","display_name":"SRAM cell optimization for low AV<inf>T</inf> transistors","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4251016701","doi":"https://doi.org/10.1109/islped.2013.6629267"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["SuVolta, Inc., Los Gatos, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SuVolta, Inc., Los Gatos, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108210173","display_name":"Samuel Leshner","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Samuel Leshner","raw_affiliation_strings":["SuVolta, Inc., Los Gatos, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SuVolta, Inc., Los Gatos, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009686282","display_name":"George Tien","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"George Tien","raw_affiliation_strings":["SuVolta, Inc., Los Gatos, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SuVolta, Inc., Los Gatos, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36541317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8067843914031982},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6336657404899597},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5194089412689209},{"id":"https://openalex.org/keywords/design-of-experiments","display_name":"Design of experiments","score":0.5016705989837646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5013406276702881},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.44196510314941406},{"id":"https://openalex.org/keywords/factorial-experiment","display_name":"Factorial experiment","score":0.42768755555152893},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3408251404762268},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2696547210216522},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21898826956748962},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21446609497070312},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20521515607833862},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19837230443954468},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08822062611579895}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8067843914031982},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6336657404899597},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5194089412689209},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.5016705989837646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5013406276702881},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.44196510314941406},{"id":"https://openalex.org/C169222746","wikidata":"https://www.wikidata.org/wiki/Q4116558","display_name":"Factorial experiment","level":2,"score":0.42768755555152893},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3408251404762268},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2696547210216522},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21898826956748962},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21446609497070312},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20521515607833862},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19837230443954468},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08822062611579895},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1945187117","https://openalex.org/W2002612140","https://openalex.org/W2015428081","https://openalex.org/W2070767174","https://openalex.org/W2116766520","https://openalex.org/W2119300509","https://openalex.org/W2120353978","https://openalex.org/W2130282462","https://openalex.org/W2140823559","https://openalex.org/W2141274564","https://openalex.org/W2154477062","https://openalex.org/W2738825487","https://openalex.org/W3143794633","https://openalex.org/W4238450125","https://openalex.org/W4301283990","https://openalex.org/W6677705767"],"related_works":["https://openalex.org/W3033927325","https://openalex.org/W2908107136","https://openalex.org/W2024402881","https://openalex.org/W4205438635","https://openalex.org/W2901020484","https://openalex.org/W2764230554","https://openalex.org/W2945855118","https://openalex.org/W2548945335","https://openalex.org/W2787622611","https://openalex.org/W1967114272"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4,30],"a":[5,59,92,101],"six-transistor":[6],"static":[7],"random":[8],"access":[9],"memory":[10],"(SRAM)":[11],"cell":[12],"optimization":[13,81],"methodology":[14],"for":[15],"transistors":[16],"with":[17,24],"significantly":[18],"improved":[19,40,47],"matching,":[20],"while":[21],"maintaining":[22],"compatibility":[23],"the":[25,31,65,68],"baseline":[26],"design.":[27],"We":[28],"briefly":[29],"reduced":[32],"AVTtransistors":[33],"and":[34,46,82,88],"show":[35],"that":[36],"they":[37],"allow":[38,80],"substantially":[39],"minimum":[41],"SRAM":[42],"operating":[43],"voltage":[44],"(Vmin)":[45],"array":[48],"leakage.":[49],"Using":[50],"an":[51],"efficient":[52,75],"design":[53],"of":[54,67],"experiments":[55],"(DOE)":[56],"factorial":[57],"as":[58,95,97],"pseudo-Monte":[60],"Carlo":[61],"generator,":[62],"points":[63],"on":[64,91,100],"tail":[66],"distribution":[69],"are":[70,104],"directly":[71],"simulated.":[72],"The":[73],"highly":[74],"method":[76],"is":[77],"shown":[78],"to":[79],"`what":[83],"if'":[84],"scenario":[85],"investigations.":[86],"Simulation":[87],"silicon":[89],"results":[90,99],"65-nm":[93],"process":[94,103],"well":[96],"simulation":[98],"28-nm":[102],"shown.":[105]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}