{"id":"https://openalex.org/W4246517668","doi":"https://doi.org/10.1109/islped.2013.6629266","title":"A 40 nm 0.32 V 3.5 MHz 11T single-ended bit-interleaving subthreshold SRAM with data-aware write-assist","display_name":"A 40 nm 0.32 V 3.5 MHz 11T single-ended bit-interleaving subthreshold SRAM with data-aware write-assist","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4246517668","doi":"https://doi.org/10.1109/islped.2013.6629266"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111075902","display_name":"Yi-Wei Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Wei Chiu","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101690786","display_name":"Yuhao Hu","orcid":"https://orcid.org/0000-0003-1521-7838"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hao Hu","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022834462","display_name":"Ming-Hsien Tu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hsien Tu","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101728083","display_name":"Junkai Zhao","orcid":"https://orcid.org/0000-0001-9901-4338"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jun-Kai Zhao","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111956726","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5111075902"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.72534272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.8008289337158203},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7294578552246094},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6875945329666138},{"id":"https://openalex.org/keywords/cutoff","display_name":"Cutoff","score":0.5896549820899963},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5399814248085022},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4690951108932495},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4534769356250763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4278731346130371},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3947194218635559},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.38330674171447754},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3653644919395447},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34187471866607666},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30724960565567017},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30517882108688354},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3038899302482605},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.29768306016921997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2286612093448639}],"concepts":[{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.8008289337158203},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7294578552246094},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6875945329666138},{"id":"https://openalex.org/C2778217198","wikidata":"https://www.wikidata.org/wiki/Q556977","display_name":"Cutoff","level":2,"score":0.5896549820899963},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5399814248085022},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4690951108932495},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4534769356250763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4278731346130371},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3947194218635559},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.38330674171447754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3653644919395447},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34187471866607666},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30724960565567017},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30517882108688354},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3038899302482605},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.29768306016921997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2286612093448639},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1582019256","https://openalex.org/W2004934210","https://openalex.org/W2005209283","https://openalex.org/W2030116982","https://openalex.org/W2038501600","https://openalex.org/W2094715123","https://openalex.org/W2097059489","https://openalex.org/W2097532420","https://openalex.org/W2104543302","https://openalex.org/W2125288742","https://openalex.org/W2127039903","https://openalex.org/W2134980804","https://openalex.org/W2139515940","https://openalex.org/W2148314216","https://openalex.org/W2152889779","https://openalex.org/W2155412769","https://openalex.org/W2158486845","https://openalex.org/W2165558283","https://openalex.org/W2172661603","https://openalex.org/W4238320324","https://openalex.org/W6660978229","https://openalex.org/W6680321542","https://openalex.org/W6683115679"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2389051085","https://openalex.org/W2330343234","https://openalex.org/W1901012776","https://openalex.org/W2463883322","https://openalex.org/W2229382548","https://openalex.org/W2117824263","https://openalex.org/W2134421493","https://openalex.org/W2489257435","https://openalex.org/W2148701399"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32],"new":[4],"bit-interleaving":[5],"11T":[6],"subthreshold":[7],"SRAM":[8],"cell":[9],"with":[10,60,84],"Data-Aware":[11],"Power-Cutoff":[12],"(DAPC)":[13],"Write-assist":[14],"to":[15,53],"mitigate":[16],"the":[17,23],"leakage":[18],"and":[19,21],"variation":[20],"improve":[22],"Write-ability":[24],"in":[25,38],"deep":[26],"sub-100nm":[27],"technology.":[28],"Measurement":[29],"results":[30],"from":[31],"4":[33],"Kb":[34],"test":[35],"chip":[36],"implemented":[37],"40":[39],"nm":[40],"General":[41],"Purpose":[42],"(40GP)":[43],"CMOS":[44],"technology":[45],"operates":[46],"for":[47],"V":[48,55,61,81],"<sub":[49,62],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[50,63],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[51],"down":[52],"0.32":[54,80],"(~0.69X":[56],"of":[57,88],"threshold":[58],"voltage)":[59],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DDMIN</sub>":[64],"limited":[65],"by":[66],"Read":[67],"operation.":[68],"The":[69],"measured":[70],"maximum":[71],"operation":[72],"frequency":[73],"is":[74],"3.5":[75],"MHz":[76],"(16.5":[77],"MHz)":[78],"at":[79,93],"(0.38":[82],"V)":[83],"total":[85],"power":[86],"consumption":[87],"15.2":[89],"\u03bcW":[90],"(27.2":[91],"\u03bcW)":[92],"25":[94],"\u00b0C.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}