{"id":"https://openalex.org/W4254328503","doi":"https://doi.org/10.1109/islped.2013.6629265","title":"Early detection of current hot spots in power gated designs","display_name":"Early detection of current hot spots in power gated designs","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4254328503","doi":"https://doi.org/10.1109/islped.2013.6629265"},"language":"en","primary_location":{"id":"doi:10.1109/islped.2013.6629265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051318142","display_name":"Dipanjan Sengupta","orcid":"https://orcid.org/0000-0002-6845-3028"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dipanjan Sengupta","raw_affiliation_strings":["University of Toronto, Toronto, ON, CA"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049664758","display_name":"Erhan Ergin","orcid":"https://orcid.org/0000-0003-1202-6446"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Erhan Ergin","raw_affiliation_strings":["Advanced Micro Devices, Markham, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Markham, ONT, Canada","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andreas Veneris","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051318142"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38490341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8339217901229858},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6948450803756714},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6119217872619629},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5008125305175781},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49944519996643066},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4796324372291565},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42682385444641113},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41307616233825684},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2703108787536621},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1851481795310974},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1469355821609497}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8339217901229858},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6948450803756714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6119217872619629},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5008125305175781},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49944519996643066},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4796324372291565},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42682385444641113},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41307616233825684},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2703108787536621},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1851481795310974},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1469355821609497}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/islped.2013.6629265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/islped.2013.6629265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Low Power Electronics and Design (ISLPED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1582019256","https://openalex.org/W2004934210","https://openalex.org/W2005209283","https://openalex.org/W2030116982","https://openalex.org/W2038501600","https://openalex.org/W2094715123","https://openalex.org/W2097059489","https://openalex.org/W2097532420","https://openalex.org/W2104543302","https://openalex.org/W2125288742","https://openalex.org/W2127039903","https://openalex.org/W2131862714","https://openalex.org/W2134980804","https://openalex.org/W2139515940","https://openalex.org/W2148314216","https://openalex.org/W2152889779","https://openalex.org/W2155412769","https://openalex.org/W2158486845","https://openalex.org/W2165558283","https://openalex.org/W2172661603","https://openalex.org/W4238320324","https://openalex.org/W6660978229","https://openalex.org/W6680321542","https://openalex.org/W6683115679"],"related_works":["https://openalex.org/W1980973127","https://openalex.org/W4239024842","https://openalex.org/W2159448561","https://openalex.org/W3023368799","https://openalex.org/W3080559572","https://openalex.org/W2152889779","https://openalex.org/W2901084922","https://openalex.org/W2548322003","https://openalex.org/W2130544382","https://openalex.org/W2171305391"],"abstract_inverted_index":{"With":[0],"the":[1,15,39,44,52,70,91,97,111,122,138,142,150,161,165,171,183,188,197],"growing":[2],"popularity":[3],"of":[4,34,43,64,69,99,114,141,152,164,187,204],"hand-held":[5],"battery-powered":[6],"devices,":[7],"leakage":[8],"power":[9,36,53,82,100],"is":[10,22,38,94],"a":[11,56,106,153,208],"major":[12],"concern":[13],"in":[14,90,121,149],"nanometer":[16],"CMOS":[17],"era.":[18],"Power":[19],"gating":[20,37,101],"technique":[21,174],"an":[23],"effective":[24],"and":[25,41,118],"widely":[26],"adopted":[27],"solution":[28],"to":[29,50,60,96,109,159,175,213],"this":[30,134],"problem.":[31],"The":[32],"challenge":[33],"implementing":[35],"sizing":[40],"placement":[42,177],"sleep":[45,74,116,126,184],"transistors":[46,75,127],"that":[47,179,196],"are":[48],"used":[49],"gate":[51],"supply.":[54],"In":[55,133],"placed":[57],"design,":[58],"due":[59],"non-uniform":[61],"current":[62,79,112,131,143,172],"demand":[63,113],"logic":[65,147],"cells,":[66],"some":[67],"regions":[68,88,120,206],"chip":[71,123],"can":[72,200],"have":[73],"with":[76,207],"very":[77,129],"high":[78,130],"demand,":[80],"causing":[81],"grid":[83],"noise":[84],"violations.":[85],"Identifying":[86],"these":[87],"early":[89],"design":[92],"cycle":[93],"critical":[95],"success":[98],"implementation.":[102],"This":[103],"paper":[104],"presents":[105],"novel":[107],"methodology":[108],"calculate":[110],"each":[115,146],"transistor":[117,185],"locate":[119],"where":[124],"multiple":[125],"experience":[128],"demand.":[132],"paper,":[135],"we":[136,169],"model":[137],"spatial":[139],"locality":[140],"drawn":[144],"by":[145],"cells":[148],"form":[151],"bounding":[154,166],"box.":[155],"We":[156],"explore":[157],"techniques":[158],"identify":[160,201],"appropriate":[162],"size":[163],"boxes.":[167],"Furthermore,":[168],"extend":[170],"distribution":[173],"handle":[176],"blockages":[178],"do":[180],"not":[181],"share":[182],"network":[186],"chip.":[189],"Experimental":[190],"results":[191],"on":[192],"industrial":[193],"circuits":[194],"show":[195],"proposed":[198],"algorithm":[199],"over":[202],"90%":[203],"such":[205],"20\u00d7":[209],"run-time":[210],"reduction":[211],"compared":[212],"state-of-the-art":[214],"commercial":[215],"CAD":[216],"tool.":[217]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}