{"id":"https://openalex.org/W4225865414","doi":"https://doi.org/10.1109/iske54062.2021.9755368","title":"NUMA-Aware Contention Scheduling on Multicore Systems","display_name":"NUMA-Aware Contention Scheduling on Multicore Systems","publication_year":2021,"publication_date":"2021-11-26","ids":{"openalex":"https://openalex.org/W4225865414","doi":"https://doi.org/10.1109/iske54062.2021.9755368"},"language":"en","primary_location":{"id":"doi:10.1109/iske54062.2021.9755368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iske54062.2021.9755368","pdf_url":null,"source":{"id":"https://openalex.org/S4363608381","display_name":"2021 16th International Conference on Intelligent Systems and Knowledge Engineering (ISKE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 16th International Conference on Intelligent Systems and Knowledge Engineering (ISKE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030060251","display_name":"Dongsheng He","orcid":"https://orcid.org/0009-0009-4729-3078"},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Dongsheng He","raw_affiliation_strings":["Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"],"affiliations":[{"raw_affiliation_string":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100398616","display_name":"Lijun Chen","orcid":"https://orcid.org/0000-0001-6694-4299"},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijun Chen","raw_affiliation_strings":["Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"],"affiliations":[{"raw_affiliation_string":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011513381","display_name":"Jinrong Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinrong Liang","raw_affiliation_strings":["Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"],"affiliations":[{"raw_affiliation_string":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China","institution_ids":["https://openalex.org/I4210136859"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110852445","display_name":"Chunmei Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I180632629","display_name":"Xi'an International Studies University","ror":"https://ror.org/05gcme754","country_code":"CN","type":"education","lineage":["https://openalex.org/I180632629"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunmei Kang","raw_affiliation_strings":["Xi’an International Studies University,dept. School of Advanced Translation,Xi’an,China"],"affiliations":[{"raw_affiliation_string":"Xi’an International Studies University,dept. School of Advanced Translation,Xi’an,China","institution_ids":["https://openalex.org/I180632629"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086000923","display_name":"Jiaqing Bai","orcid":"https://orcid.org/0000-0002-0524-7032"},"institutions":[{"id":"https://openalex.org/I4210136859","display_name":"Xi\u2019an University of Posts and Telecommunications","ror":"https://ror.org/04jn0td46","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210136859"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaqing Bai","raw_affiliation_strings":["Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China"],"affiliations":[{"raw_affiliation_string":"Xian University of Posts and Telecommunications,dept. School of Computer Science and Technology,Xi’an,China","institution_ids":["https://openalex.org/I4210136859"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030060251"],"corresponding_institution_ids":["https://openalex.org/I4210136859"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.31074766,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"452","last_page":"457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8750476837158203},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6455931067466736},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5925804972648621},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5898128151893616},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5764828324317932},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5672592520713806},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5104243159294128},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4833211898803711},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4727046489715576},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4713154435157776},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.46328702569007874},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45029565691947937},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3515456020832062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3249707520008087},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23311015963554382},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22989684343338013},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.16638776659965515},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.14380022883415222}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8750476837158203},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6455931067466736},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5925804972648621},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5898128151893616},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5764828324317932},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5672592520713806},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5104243159294128},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4833211898803711},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4727046489715576},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4713154435157776},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.46328702569007874},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45029565691947937},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3515456020832062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3249707520008087},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23311015963554382},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22989684343338013},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.16638776659965515},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.14380022883415222},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iske54062.2021.9755368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iske54062.2021.9755368","pdf_url":null,"source":{"id":"https://openalex.org/S4363608381","display_name":"2021 16th International Conference on Intelligent Systems and Knowledge Engineering (ISKE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 16th International Conference on Intelligent Systems and Knowledge Engineering (ISKE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W48345810","https://openalex.org/W1086484114","https://openalex.org/W1964225254","https://openalex.org/W2005838647","https://openalex.org/W2059290792","https://openalex.org/W2164348333","https://openalex.org/W2169665207","https://openalex.org/W2170544909","https://openalex.org/W2510433528","https://openalex.org/W2731636953","https://openalex.org/W2765210865","https://openalex.org/W2772784792","https://openalex.org/W2963429392","https://openalex.org/W2970223614","https://openalex.org/W3006458306","https://openalex.org/W4206520537","https://openalex.org/W6601941235","https://openalex.org/W6627141550"],"related_works":["https://openalex.org/W2247651031","https://openalex.org/W254684032","https://openalex.org/W2105141138","https://openalex.org/W2090213052","https://openalex.org/W1848192231","https://openalex.org/W2781952239","https://openalex.org/W1495085183","https://openalex.org/W3151393245","https://openalex.org/W2089398893","https://openalex.org/W2164969090"],"abstract_inverted_index":{"More":[0],"and":[1,13,31,52,125,134,149,152,159],"more":[2],"modern":[3],"multi-processor":[4],"systems":[5],"have":[6],"adopted":[7],"Non-uniform":[8],"Memory":[9],"Access":[10],"(NUMA)":[11],"architecture,":[12,117],"each":[14],"processor":[15],"uses":[16],"a":[17,41,121,127],"chip":[18],"multiprocessor":[19],"(CMP)":[20],"architecture.":[21],"Therefore,":[22],"some":[23],"hardware":[24],"resources":[25,48,87],"(such":[26],"as":[27],"the":[28,60,101,109,115,139,154,166],"last-level":[29],"cache":[30],"memory":[32,98,110,163],"controller)":[33],"are":[34],"shared":[35,47,86,105,140],"among":[36],"multiple":[37,79],"physical":[38],"cores":[39],"in":[40,162],"single":[42],"processor.":[43],"However,":[44,75],"contention":[45,68,84,167],"for":[46,85,104],"may":[49,88,99],"cause":[50,100],"severe":[51],"unpredictable":[53],"performance":[54],"impacts":[55],"on":[56,59,132],"threads":[57,71,95,158],"running":[58],"CMP.":[61],"Previous":[62],"work":[63],"has":[64,78],"studied":[65],"alleviating":[66],"resource":[67,141],"by":[69],"scheduling":[70,94,123],"or":[72,96],"migrating":[73,97],"memory.":[74],"because":[76],"NUMA":[77,116,128,145,160],"nodes,":[80],"nodes":[81,146,148,161],"with":[82],"serious":[83],"change":[89],"at":[90],"any":[91],"time.":[92],"Simply":[93],"second":[102],"competition":[103,142],"resources.":[106],"After":[107],"analyzing":[108],"access":[111],"control":[112],"flow":[113],"under":[114],"this":[118],"paper":[119],"proposes":[120],"competition-aware":[122,129],"algorithm,":[124],"designs":[126],"framework":[130],"based":[131],"PMU":[133],"eBPF,":[135],"which":[136],"dynamically":[137],"perceives":[138],"load":[143],"of":[144],"(hot":[147],"cold":[150],"nodes),":[151],"adjust":[153],"mapping":[155],"relationship":[156],"between":[157],"according":[164],"to":[165],"load.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}