{"id":"https://openalex.org/W1964368887","doi":"https://doi.org/10.1109/isita.2010.5649551","title":"Design and implementation of low power digital phase-locked loop","display_name":"Design and implementation of low power digital phase-locked loop","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W1964368887","doi":"https://doi.org/10.1109/isita.2010.5649551","mag":"1964368887"},"language":"en","primary_location":{"id":"doi:10.1109/isita.2010.5649551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isita.2010.5649551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Symposium On Information Theory & Its Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101928883","display_name":"Mohamed Saber","orcid":"https://orcid.org/0000-0003-2692-9507"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Saber","raw_affiliation_strings":["Department of Informatics, Kyushu University, Fukuoka, Japan","Dept. of Informatics, Kyushu University, 744 Motooka, Nishi-ku, Fukuoka-shi, 89-0395, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]},{"raw_affiliation_string":"Dept. of Informatics, Kyushu University, 744 Motooka, Nishi-ku, Fukuoka-shi, 89-0395, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091260538","display_name":"Yutaka Jitsumatsu","orcid":"https://orcid.org/0000-0003-3056-2402"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Jitsumatsu","raw_affiliation_strings":["Department of Informatics, Kyushu University, Fukuoka, Japan","Dept. of Informatics, Kyushu University, 744 Motooka, Nishi-ku, Fukuoka-shi, 89-0395, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]},{"raw_affiliation_string":"Dept. of Informatics, Kyushu University, 744 Motooka, Nishi-ku, Fukuoka-shi, 89-0395, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101820477","display_name":"Muhammad Tahir Khan","orcid":"https://orcid.org/0000-0001-6429-9767"},"institutions":[{"id":"https://openalex.org/I157921009","display_name":"Ritsumeikan Asia Pacific University","ror":"https://ror.org/03ynn1n59","country_code":"JP","type":"education","lineage":["https://openalex.org/I157921009","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. T. A. Khan","raw_affiliation_strings":["College of Asia Pacific Studies, Ritsumeikan Asia Pacific University, Beppu, Oita, Japan","College of Asia Pacific Studies, Ritsumeikan Asia Pacific University, 1-1 Jumonjibaru, Beppu, Oita, 874-8577, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Asia Pacific Studies, Ritsumeikan Asia Pacific University, Beppu, Oita, Japan","institution_ids":["https://openalex.org/I157921009"]},{"raw_affiliation_string":"College of Asia Pacific Studies, Ritsumeikan Asia Pacific University, 1-1 Jumonjibaru, Beppu, Oita, 874-8577, Japan","institution_ids":["https://openalex.org/I157921009"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3742,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.79963025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"928","last_page":"933"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.9299863576889038},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8392225503921509},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8290247917175293},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7783632278442383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5902944803237915},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5319523811340332},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5067372918128967},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47997236251831055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46396008133888245},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4521423280239105},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.40462347865104675},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37628108263015747},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2888936400413513},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18894681334495544},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09861725568771362}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.9299863576889038},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8392225503921509},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8290247917175293},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7783632278442383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5902944803237915},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5319523811340332},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5067372918128967},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47997236251831055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46396008133888245},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4521423280239105},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.40462347865104675},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37628108263015747},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2888936400413513},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18894681334495544},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09861725568771362},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isita.2010.5649551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isita.2010.5649551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Symposium On Information Theory & Its Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W644635519","https://openalex.org/W1540921462","https://openalex.org/W1599821836","https://openalex.org/W1599994156","https://openalex.org/W2098432861","https://openalex.org/W2160968599","https://openalex.org/W2245633876","https://openalex.org/W2248327463","https://openalex.org/W2799067801","https://openalex.org/W2804849548","https://openalex.org/W4213369361","https://openalex.org/W4236480226","https://openalex.org/W6635594737","https://openalex.org/W6690577102"],"related_works":["https://openalex.org/W2373467208","https://openalex.org/W1964368887","https://openalex.org/W2802960149","https://openalex.org/W2362017251","https://openalex.org/W2981431150","https://openalex.org/W2100716727","https://openalex.org/W1577053027","https://openalex.org/W3120376361","https://openalex.org/W2921933403","https://openalex.org/W2318178888"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,22,65],"low":[4],"power":[5,15,71],"architecture":[6,47],"for":[7,36],"second":[8],"order":[9],"digital":[10],"phase-locked":[11],"loop":[12],"(DPLL).":[13],"High":[14],"consumption":[16,72],"of":[17],"DPLL":[18],"results":[19],"from":[20],"using":[21,49],"look-up":[23],"table":[24],"(LUT)":[25],"in":[26,40,70],"implementing":[27],"the":[28],"numerically":[29],"controlled":[30],"oscillator":[31],"(NCO).":[32],"A":[33],"new":[34],"design":[35],"NCO":[37],"is":[38,44],"presented":[39],"which":[41,63],"no":[42],"LUT":[43],"used.":[45],"Proposed":[46],"implemented":[48],"field":[50],"programmable":[51],"gate":[52],"array":[53],"(FPGA)":[54],"consumed":[55],"15.44":[56],"mw":[57],"at":[58,86],"100":[59],"MHz":[60],"clock":[61,88],"frequency":[62],"means":[64],"more":[66],"than":[67],"25%":[68],"saving":[69],"compared":[73],"to":[74],"traditional":[75],"NCO.":[76],"Furthermore,":[77],"proposed":[78],"method":[79],"also":[80],"saves":[81],"FPGA":[82],"resources":[83],"and":[84],"works":[85],"faster":[87],"frequency.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}