{"id":"https://openalex.org/W4386323923","doi":"https://doi.org/10.1109/isie51358.2023.10228054","title":"Rapid FPGA implementation of a cost effective quaternion LMS estimator","display_name":"Rapid FPGA implementation of a cost effective quaternion LMS estimator","publication_year":2023,"publication_date":"2023-06-19","ids":{"openalex":"https://openalex.org/W4386323923","doi":"https://doi.org/10.1109/isie51358.2023.10228054"},"language":"en","primary_location":{"id":"doi:10.1109/isie51358.2023.10228054","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isie51358.2023.10228054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060409875","display_name":"Alin Tisan","orcid":"https://orcid.org/0000-0002-8280-2722"},"institutions":[{"id":"https://openalex.org/I184558857","display_name":"Royal Holloway University of London","ror":"https://ror.org/04g2vpn86","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I184558857"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Alin Tisan","raw_affiliation_strings":["Royal Holloway, University of London,Electronic Engineering Department,UK","Electronic Engineering Department, Royal Holloway, University of London, UK"],"affiliations":[{"raw_affiliation_string":"Royal Holloway, University of London,Electronic Engineering Department,UK","institution_ids":["https://openalex.org/I184558857"]},{"raw_affiliation_string":"Electronic Engineering Department, Royal Holloway, University of London, UK","institution_ids":["https://openalex.org/I184558857"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103038097","display_name":"Clive Cheong Took","orcid":"https://orcid.org/0000-0002-1640-1381"},"institutions":[{"id":"https://openalex.org/I184558857","display_name":"Royal Holloway University of London","ror":"https://ror.org/04g2vpn86","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I184558857"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Clive Cheong Took","raw_affiliation_strings":["Royal Holloway, University of London,Electronic Engineering Department,UK","Electronic Engineering Department, Royal Holloway, University of London, UK"],"affiliations":[{"raw_affiliation_string":"Royal Holloway, University of London,Electronic Engineering Department,UK","institution_ids":["https://openalex.org/I184558857"]},{"raw_affiliation_string":"Electronic Engineering Department, Royal Holloway, University of London, UK","institution_ids":["https://openalex.org/I184558857"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060409875"],"corresponding_institution_ids":["https://openalex.org/I184558857"],"apc_list":null,"apc_paid":null,"fwci":0.2165,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46702756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10534","display_name":"Structural Health Monitoring Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2205","display_name":"Civil and Structural Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11325","display_name":"Inertial Sensor and Navigation","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9013076424598694},{"id":"https://openalex.org/keywords/quaternion","display_name":"Quaternion","score":0.8779705762863159},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6869718432426453},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5007140636444092},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.48095741868019104},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4798285961151123},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.47725316882133484},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.41105154156684875},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39361536502838135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3879391551017761},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3826081156730652},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3331683874130249},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3252689242362976},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11948093771934509}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9013076424598694},{"id":"https://openalex.org/C200127275","wikidata":"https://www.wikidata.org/wiki/Q173853","display_name":"Quaternion","level":2,"score":0.8779705762863159},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6869718432426453},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5007140636444092},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.48095741868019104},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4798285961151123},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.47725316882133484},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.41105154156684875},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39361536502838135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3879391551017761},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3826081156730652},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3331683874130249},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3252689242362976},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11948093771934509},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isie51358.2023.10228054","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/isie51358.2023.10228054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1759800617","https://openalex.org/W2060943953","https://openalex.org/W2084651007","https://openalex.org/W2099057098","https://openalex.org/W2111139814","https://openalex.org/W2126773478","https://openalex.org/W2144472563","https://openalex.org/W2536893788","https://openalex.org/W2547202694","https://openalex.org/W2766270357","https://openalex.org/W2775446531","https://openalex.org/W2897234267","https://openalex.org/W2906709548","https://openalex.org/W2909682484","https://openalex.org/W6637910052"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W2612099726","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W2921149022","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,11,73],"rapid":[4],"field-programmable":[5],"gate":[6],"array":[7],"(FPGA)":[8],"prototyping":[9],"of":[10,34,61,85,101],"variable":[12],"tap-length,":[13],"cost-effective":[14],"least":[15],"mean":[16],"square":[17],"(LMS)":[18],"algorithm":[19,89],"applied":[20,90],"in":[21,38,59],"the":[22,32,35,86,99,102,106],"quaternion":[23,93],"space":[24],"(QLMS)":[25],"is":[26],"investigated.":[27],"The":[28,52],"design":[29],"method":[30],"involves":[31],"description":[33],"QLMS":[36,88],"behaviour":[37],"C":[39],"programming":[40],"language":[41],"and":[42,72,81],"its":[43],"hardware":[44,69],"implementation,":[45],"using":[46],"VITIS":[47],"high-level":[48],"synthesis":[49],"(HLS)":[50],"tool.":[51],"approach":[53,104],"proves":[54],"to":[55,91],"be":[56],"highly":[57],"effective":[58],"terms":[60],"achieving":[62],"fast":[63],"FPGA":[64,82],"designs,":[65],"high":[66],"performance":[67],"vs":[68,77],"resources":[70],"used,":[71],"low":[74],"computational":[75],"cost":[76],"data":[78,97],"throughput.":[79],"Simulations":[80],"implementation":[83],"reports":[84],"adopted":[87],"real-world":[92],"based":[94],"3-D":[95],"orientation":[96],"confirm":[98],"superiority":[100],"proposed":[103],"over":[105],"original":[107],"QLMS.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}