{"id":"https://openalex.org/W2965609194","doi":"https://doi.org/10.1109/isie.2019.8781239","title":"Development of a Low Cost 15-Gsps Analog-to-Digital Converter Board by using a Field Programmable Gate Array Mezzanine Card Connector for FPGA-Based Backends","display_name":"Development of a Low Cost 15-Gsps Analog-to-Digital Converter Board by using a Field Programmable Gate Array Mezzanine Card Connector for FPGA-Based Backends","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2965609194","doi":"https://doi.org/10.1109/isie.2019.8781239","mag":"2965609194"},"language":"en","primary_location":{"id":"doi:10.1109/isie.2019.8781239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isie.2019.8781239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 28th International Symposium on Industrial Electronics (ISIE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031333992","display_name":"Homin Jiang","orcid":"https://orcid.org/0000-0002-9893-2433"},"institutions":[{"id":"https://openalex.org/I1311099166","display_name":"Institute of Astronomy and Astrophysics, Academia Sinica","ror":"https://ror.org/01hfpy566","country_code":"TW","type":"facility","lineage":["https://openalex.org/I1311099166","https://openalex.org/I84653119"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Homin Jiang","raw_affiliation_strings":["The Academia Sinica Institute of Astronomy and Astrophysics ASIAA, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Academia Sinica Institute of Astronomy and Astrophysics ASIAA, Taipei, Taiwan","institution_ids":["https://openalex.org/I1311099166"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060591780","display_name":"Chen-Yu Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I1311099166","display_name":"Institute of Astronomy and Astrophysics, Academia Sinica","ror":"https://ror.org/01hfpy566","country_code":"TW","type":"facility","lineage":["https://openalex.org/I1311099166","https://openalex.org/I84653119"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Yu Yu","raw_affiliation_strings":["The Academia Sinica Institute of Astronomy and Astrophysics ASIAA, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Academia Sinica Institute of Astronomy and Astrophysics ASIAA, Taipei, Taiwan","institution_ids":["https://openalex.org/I1311099166"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030935953","display_name":"Mark Chen","orcid":"https://orcid.org/0000-0001-9369-5830"},"institutions":[{"id":"https://openalex.org/I1311099166","display_name":"Institute of Astronomy and Astrophysics, Academia Sinica","ror":"https://ror.org/01hfpy566","country_code":"TW","type":"facility","lineage":["https://openalex.org/I1311099166","https://openalex.org/I84653119"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mark Chen","raw_affiliation_strings":["The Academia Sinica Institute of Astronomy and Astrophysics ASIAA, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Academia Sinica Institute of Astronomy and Astrophysics ASIAA, Taipei, Taiwan","institution_ids":["https://openalex.org/I1311099166"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041790211","display_name":"Miter Liu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Miter Liu","raw_affiliation_strings":["E-element Incorporation, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"E-element Incorporation, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3982,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47331394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1345","last_page":"1350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.7886781692504883},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6916539669036865},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5869598984718323},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5319576263427734},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.5113794207572937},{"id":"https://openalex.org/keywords/cable-gland","display_name":"Cable gland","score":0.5037092566490173},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49419930577278137},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4381723403930664},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42926231026649475},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39700156450271606},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35093018412590027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2751072645187378},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1338508129119873},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1279139220714569},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10138809680938721}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.7886781692504883},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6916539669036865},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5869598984718323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5319576263427734},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.5113794207572937},{"id":"https://openalex.org/C110925319","wikidata":"https://www.wikidata.org/wiki/Q12855","display_name":"Cable gland","level":2,"score":0.5037092566490173},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49419930577278137},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4381723403930664},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42926231026649475},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39700156450271606},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35093018412590027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2751072645187378},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1338508129119873},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1279139220714569},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10138809680938721}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isie.2019.8781239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isie.2019.8781239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 28th International Symposium on Industrial Electronics (ISIE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W1555711794","https://openalex.org/W2004034006","https://openalex.org/W2523496426","https://openalex.org/W2549299592","https://openalex.org/W2576558450","https://openalex.org/W3021254288"],"related_works":["https://openalex.org/W4399458808","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2136413691","https://openalex.org/W2072850836","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072"],"abstract_inverted_index":{"We":[0,88],"designed":[1],"and":[2,47,97,122,126,145,159],"fabricated":[3],"a":[4,32,49,69,94],"4-bit,":[5],"15-gigasamples-per-second":[6],"(Gsps)":[7],"analog-to-digital":[8],"converter":[9],"(ADC)":[10],"printed":[11],"circuit":[12],"board":[13,53],"assembly":[14],"(PCBA).":[15],"An":[16],"Adsantec":[17],"ANST7122-KMA":[18],"flash":[19],"ADC":[20],"chip":[21,50],"was":[22],"used.":[23],"The":[24,64,149],"developed":[25,89,108],"PCBA":[26,65],"provides":[27,35],"data":[28,115],"acquisition":[29],"systems":[30],"with":[31,68],"wide":[33],"bandwidth,":[34],"an":[36,56],"analog":[37,57],"bandwidth":[38,58],"of":[39,59,80,111,119,142,156,165],"up":[40,60],"to":[41,54,61,124],"10":[42],"GHz":[43],"(3":[44],"dB":[45],"loss),":[46],"enables":[48],"on":[51],"the":[52,86,112,135,139,154,163],"exhibit":[55],"20":[62],"GHz.":[63],"is":[66,82],"equipped":[67],"field-programmable":[70],"gate":[71],"array":[72],"(FPGA)":[73],"Mezzanine":[74],"Card":[75],"(FMC)":[76],"connector;":[77],"this":[78],"type":[79],"connector":[81],"gaining":[83],"prominence":[84],"in":[85,153,162],"industry.":[87],"interface":[90],"code":[91],"for":[92,109],"using":[93],"Xilinx":[95],"KCU105":[96],"VCU118":[98],"evaluation":[99],"boards.":[100],"A":[101],"novel":[102],"channel":[103],"bonding":[104],"method":[105],"has":[106,130],"been":[107,131],"alignment":[110],"high-speed":[113],"serial":[114],"input.":[116],"Effective":[117],"number":[118],"bits":[120],"(ENOB)":[121],"signal":[123],"noise":[125],"distortion":[127],"(SINAD)":[128],"characteristics":[129],"examined":[132],"quickly":[133],"following":[134],"IEEE":[136],"standard":[137],"at":[138],"sampling":[140],"rates":[141],"10.0,":[143],"12.8":[144],"13.6":[146],"Gsps":[147],"respectively.":[148,167],"preliminary":[150],"ENOB":[151],"are":[152,161],"range":[155,164],"3.5-3.9/2.2-2.8/2.2-3.1bits":[157],"respectively,":[158],"SINAD":[160],"22-25/16-19/16-19":[166]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}