{"id":"https://openalex.org/W2744862849","doi":"https://doi.org/10.1109/isie.2017.8001432","title":"Towards predictable execution model on ARM-based heterogeneous platforms","display_name":"Towards predictable execution model on ARM-based heterogeneous platforms","publication_year":2017,"publication_date":"2017-06-01","ids":{"openalex":"https://openalex.org/W2744862849","doi":"https://doi.org/10.1109/isie.2017.8001432","mag":"2744862849"},"language":"en","primary_location":{"id":"doi:10.1109/isie.2017.8001432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isie.2017.8001432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 26th International Symposium on Industrial Electronics (ISIE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029177659","display_name":"P\u0159emysl Houdek","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Premysl Houdek","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085476423","display_name":"Micha\u0142 S\u00f3jka","orcid":"https://orcid.org/0000-0002-8738-075X"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Michal Sojka","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039174863","display_name":"Zden\u011bk Hanz\u00e1lek","orcid":"https://orcid.org/0000-0002-8135-1296"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zdenek Hanzalek","raw_affiliation_strings":["Faculty of Electrical Engineering, Czech Technical University in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029177659"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":1.8025,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.8656983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1297","last_page":"1302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8402460813522339},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.7198648452758789},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.6738283634185791},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6185261607170105},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.5963135361671448},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.48713943362236023},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4761764407157898},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4664461314678192},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43114861845970154},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4158666729927063},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12254524230957031}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8402460813522339},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.7198648452758789},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.6738283634185791},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6185261607170105},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5963135361671448},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.48713943362236023},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4761764407157898},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4664461314678192},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43114861845970154},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4158666729927063},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12254524230957031},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isie.2017.8001432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isie.2017.8001432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 26th International Symposium on Industrial Electronics (ISIE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1543670042","https://openalex.org/W2107417678","https://openalex.org/W2118378639","https://openalex.org/W2120989418","https://openalex.org/W2122969894","https://openalex.org/W2149075075","https://openalex.org/W2174564696","https://openalex.org/W2327709439","https://openalex.org/W2342842869","https://openalex.org/W2344156771","https://openalex.org/W2612004223","https://openalex.org/W4253375448","https://openalex.org/W6682152478"],"related_works":["https://openalex.org/W2369102298","https://openalex.org/W2351923666","https://openalex.org/W3175617817","https://openalex.org/W2599805048","https://openalex.org/W2090939166","https://openalex.org/W2113329205","https://openalex.org/W1767235216","https://openalex.org/W2544369712","https://openalex.org/W270299739","https://openalex.org/W1522250664"],"abstract_inverted_index":{"Many":[0],"today's":[1],"real-time":[2,81],"applications,":[3],"such":[4,44,54,179],"as":[5,45,91,180],"Advanced":[6],"Driver":[7],"Assistant":[8],"Systems":[9],"(ADAS),":[10],"demand":[11],"both":[12],"high":[13],"computing":[14,20],"power":[15,21],"and":[16,40],"safety":[17,51],"guarantees.":[18,82],"High":[19],"can":[22,188],"be":[23,154,189],"easily":[24],"delivered":[25],"by,":[26],"now":[27],"ubiquitous,":[28],"multi-core":[29,38],"CPUs":[30],"or":[31,124],"by":[32,58,98],"a":[33,37,41,46,55,147,163],"heterogeneous":[34,111],"system":[35,56],"with":[36,75],"CPU":[39,197],"parallel":[42],"accelerator":[43],"GPU.":[47,182],"Reaching":[48],"the":[49,63,150,181,193],"required":[50],"level":[52],"in":[53,106],"is":[57],"far":[59],"more":[60,199],"difficult":[61],"because":[62],"commercial-of-the-shelf":[64],"(COTS)":[65],"high-performance":[66],"platforms":[67],"contain":[68],"many":[69],"shared":[70],"resources":[71],"(e.g.":[72],"main":[73],"memory)":[74],"arbiters":[76],"not":[77],"designed":[78],"to":[79,86,109,153,191],"provide":[80],"A":[83],"promising":[84],"approach":[85],"address":[87],"this":[88,127,186],"problem,":[89],"known":[90],"PRedictable":[92],"Execution":[93],"Model":[94],"(PREM),":[95],"was":[96],"introduced":[97],"Pellizzoni":[99],"et":[100],"al.":[101],"[1].":[102],"We":[103,145,160,183],"are":[104,135],"interested":[105],"applying":[107],"PREM":[108,139],"ARM-based":[110],"platforms,":[112],"but":[113],"so":[114],"far,":[115],"all":[116],"PREM-related":[117],"work":[118],"has":[119],"been":[120],"done":[121],"on":[122,140,157],"x86":[123],"PowerPC.":[125],"In":[126],"paper,":[128],"we":[129],"introduce":[130],"several":[131],"building":[132],"blocks":[133],"that":[134,171,185],"needed":[136],"for":[137],"implementing":[138],"NVIDIA":[141],"Tegra":[142,167],"X1":[143,168],"platform.":[144],"propose":[146],"modification":[148],"of":[149,166,176,196],"MemGuard":[151],"tool":[152],"practically":[155],"usable":[156],"ARM":[158],"platforms.":[159],"also":[161],"analyse":[162],"throttling":[164],"mechanism":[165,187],"memory":[169,174],"controller,":[170],"allows":[172],"controlling":[173],"bandwidth":[175],"non-CPU":[177],"clients":[178],"show":[184],"used":[190],"make":[192],"execution":[194],"time":[195],"tasks":[198],"predictable.":[200]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}