{"id":"https://openalex.org/W2583074464","doi":"https://doi.org/10.1109/isicir.2016.7829722","title":"Stack effect and logic restructuring on high Fan-in FinFETs logic gates","display_name":"Stack effect and logic restructuring on high Fan-in FinFETs logic gates","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2583074464","doi":"https://doi.org/10.1109/isicir.2016.7829722","mag":"2583074464"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2016.7829722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088209908","display_name":"S. Jayapal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128805","display_name":"MediaTek (Singapore)","ror":"https://ror.org/031y85330","country_code":"SG","type":"company","lineage":["https://openalex.org/I4210128805","https://openalex.org/I4210148979"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Senthilkumar Jayapal","raw_affiliation_strings":["Design Technology - Silicon Realization dept., MediaTek Singapore Limited"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology - Silicon Realization dept., MediaTek Singapore Limited","institution_ids":["https://openalex.org/I4210128805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062279315","display_name":"Janani Sainath Sigundey","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Janani Sainath Sigundey","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University & TUM, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University & TUM, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110897518","display_name":"Yipin Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128805","display_name":"MediaTek (Singapore)","ror":"https://ror.org/031y85330","country_code":"SG","type":"company","lineage":["https://openalex.org/I4210128805","https://openalex.org/I4210148979"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yipin Wu","raw_affiliation_strings":["Design Technology - Silicon Realization dept., MediaTek Singapore Limited"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology - Silicon Realization dept., MediaTek Singapore Limited","institution_ids":["https://openalex.org/I4210128805"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060119907","display_name":"EricT Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128805","display_name":"MediaTek (Singapore)","ror":"https://ror.org/031y85330","country_code":"SG","type":"company","lineage":["https://openalex.org/I4210128805","https://openalex.org/I4210148979"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"EricT Tsai","raw_affiliation_strings":["Design Technology - Silicon Realization dept., MediaTek Singapore Limited"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology - Silicon Realization dept., MediaTek Singapore Limited","institution_ids":["https://openalex.org/I4210128805"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2382817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6387582421302795},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5348203778266907},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5296675562858582},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5172706246376038},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4735129177570343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4641237258911133},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45857009291648865},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.44523531198501587},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3346073031425476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.259856641292572},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16854077577590942},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11184927821159363}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6387582421302795},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5348203778266907},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5296675562858582},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5172706246376038},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4735129177570343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4641237258911133},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45857009291648865},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.44523531198501587},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3346073031425476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.259856641292572},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16854077577590942},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11184927821159363},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2016.7829722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1751455346","https://openalex.org/W2003796099","https://openalex.org/W2004554505","https://openalex.org/W2017187423","https://openalex.org/W2071527240","https://openalex.org/W2090418340","https://openalex.org/W2103038821","https://openalex.org/W2103684670","https://openalex.org/W2131484760","https://openalex.org/W2141415096","https://openalex.org/W2150368362","https://openalex.org/W4237273157","https://openalex.org/W6651335308","https://openalex.org/W6651429049"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W4249951793","https://openalex.org/W1990901299","https://openalex.org/W2542337934","https://openalex.org/W2789349722"],"abstract_inverted_index":{"In":[0],"this":[1,85],"paper":[2],"we":[3,102,130],"discuss":[4],"the":[5,22,74,80],"properties":[6],"of":[7,91],"FinFETs":[8,101],"with":[9,87,100],"regards":[10],"to":[11,21,79,125],"device":[12,33],"width":[13],"quantization,":[14],"stack":[15,28,46,95],"effect,":[16],"logic":[17,36,56,82],"restructuring,":[18],"in":[19,114,121],"contrast":[20],"conventional":[23,55,81],"planar":[24,122],"MOSFETs.":[25],"We":[26,50],"analyzed":[27],"effect":[29,47,96],"and":[30,35,40,54,62,110],"proposed":[31,53,75,105,131],"a":[32,88,112,132],"sizing":[34],"restructuring":[37],"co-design":[38],"approach":[39],"found":[41],"that":[42],"there":[43],"is":[44],"no":[45,94],"among":[48],"FinFETs.":[49,136],"experimented":[51],"both":[52],"method":[57,76],"using":[58],"industrial":[59],"7nm":[60],"FinFET":[61],"achieved":[63,111],"an":[64],"area":[65],"reduction":[66,113],"by":[67,71],"37.5%,":[68],"power":[69],"reduced":[70],"57%":[72],"for":[73,135],"when":[77],"compared":[78],"method.":[83],"But":[84],"comes":[86],"delay":[89],"penalty":[90],"42.2%.":[92],"Since":[93],"can":[97],"be":[98],"observed":[99],"have":[103],"also":[104],"high":[106,126],"Fan-in":[107],"gates":[108],"structure":[109],"input":[115,127],"capacitance,":[116],"which":[117],"was":[118],"not":[119],"considered":[120],"MOSFETs":[123],"due":[124],"capacitance.":[128],"Also,":[129],"design":[133],"flow":[134]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}