{"id":"https://openalex.org/W2581025781","doi":"https://doi.org/10.1109/isicir.2016.7829720","title":"A CMOS digital-controlled oscillator for All-digital PLL frequency synthesizer","display_name":"A CMOS digital-controlled oscillator for All-digital PLL frequency synthesizer","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2581025781","doi":"https://doi.org/10.1109/isicir.2016.7829720","mag":"2581025781"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2016.7829720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010364024","display_name":"Liheng Lou","orcid":"https://orcid.org/0000-0002-3431-8709"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Liheng Lou","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016804619","display_name":"Bo Chen","orcid":"https://orcid.org/0000-0002-7775-3831"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bo Chen","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522298","display_name":"Kai Tang","orcid":"https://orcid.org/0000-0001-8512-3701"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kai Tang","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016044907","display_name":"Yuanjin Zheng","orcid":"https://orcid.org/0000-0002-5768-367X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yuanjin Zheng","raw_affiliation_strings":["VIRTUS, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VIRTUS, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8704193830490112},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7899759411811829},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7706120014190674},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.7582393884658813},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7269805669784546},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7198163866996765},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5327660441398621},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5220489501953125},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4992797374725342},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.45353245735168457},{"id":"https://openalex.org/keywords/lc-circuit","display_name":"LC circuit","score":0.4386034309864044},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.42871707677841187},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.3718467354774475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3546408414840698},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3501114845275879},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3191456198692322},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2969623804092407},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.19338318705558777}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8704193830490112},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7899759411811829},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7706120014190674},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.7582393884658813},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7269805669784546},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7198163866996765},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5327660441398621},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5220489501953125},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4992797374725342},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.45353245735168457},{"id":"https://openalex.org/C34627536","wikidata":"https://www.wikidata.org/wiki/Q732473","display_name":"LC circuit","level":4,"score":0.4386034309864044},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.42871707677841187},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.3718467354774475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3546408414840698},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3501114845275879},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3191456198692322},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2969623804092407},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.19338318705558777}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isicir.2016.7829720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1548560206","https://openalex.org/W2029110974","https://openalex.org/W2038643681","https://openalex.org/W2047105888","https://openalex.org/W2071523445","https://openalex.org/W2084208879","https://openalex.org/W2099801150","https://openalex.org/W2117669487","https://openalex.org/W2490019930","https://openalex.org/W2549742518","https://openalex.org/W6632738258","https://openalex.org/W6660218586","https://openalex.org/W6675113098","https://openalex.org/W6729467506"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2622028395","https://openalex.org/W2161572852","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2015962950","https://openalex.org/W1981305685","https://openalex.org/W1598671956","https://openalex.org/W2108149160"],"abstract_inverted_index":{"A":[0],"broadband":[1],"CMOS":[2,103],"digital-controlled":[3],"oscillator":[4,29],"(DCO)":[5],"for":[6,83],"All-digital":[7],"PLL":[8],"(ADPLL)":[9],"frequency":[10,92,148],"synthesizer":[11],"was":[12],"developed,":[13],"which":[14,57],"achieves":[15],"wide":[16],"tuning":[17,48],"range":[18,49],"and":[19,31,78,89,130,158],"low":[20],"phase":[21,43,132],"noise.":[22],"The":[23,106,150],"DCO":[24,96,120],"employs":[25],"a":[26,32,63,68,100,114],"LC":[27,60,152],"Voltage-controlled":[28],"(VCO)":[30],"current-steering":[33],"Digital-to-Analog":[34],"Convertor":[35],"(DAC).":[36],"In":[37],"order":[38],"to":[39,59,127],"lower":[40],"the":[41,71,85,91,118,141,146],"VCO":[42,153],"noise":[44,133],"while":[45],"fulfill":[46],"continuous":[47],"of":[50,134,156,163],"2GHz,":[51],"P-type":[52],"AMOS":[53],"varactors":[54],"are":[55,165],"used,":[56],"connect":[58],"tank":[61],"through":[62],"MIM":[64],"coupling":[65],"capacitor.":[66],"As":[67],"digital":[69],"interface,":[70],"DAC":[72],"adopts":[73],"dynamic":[74],"element":[75],"matching":[76],"(DEM)":[77],"high":[79],"speed":[80],"\u03a3\u0394":[81],"modulation":[82],"mitigating":[84],"current":[86],"source":[87],"mismatch":[88],"enhance":[90],"resolution,":[93],"respectively.":[94],"This":[95],"is":[97],"implemented":[98],"in":[99,145],"65":[101],"nm":[102],"RF":[104],"technology.":[105],"test":[107],"results":[108],"show":[109],"that,":[110],"consuming":[111],"19.8mW":[112],"under":[113],"1.2":[115],"V":[116],"supply,":[117],"proposed":[119],"can":[121],"be":[122],"tuned":[123],"from":[124,140],"13.69":[125],"GHz":[126,129,143],"15.93":[128],"exhibits":[131],"-99dBc/Hz":[135],"at":[136],"1":[137],"MHz":[138],"offset":[139],"15":[142],"carrier":[144],"ADPLL":[147],"synthesizer.":[149],"core":[151],"figure-of-merit":[154],"(FoM)":[155],"-169.6dBc/Hz":[157],"FoM":[159],"<sub":[160],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[161],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[162],"-173.1dBc/Hz":[164],"achieved.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}