{"id":"https://openalex.org/W2582763911","doi":"https://doi.org/10.1109/isicir.2016.7829712","title":"Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack","display_name":"Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2582763911","doi":"https://doi.org/10.1109/isicir.2016.7829712","mag":"2582763911"},"language":"en","primary_location":{"id":"doi:10.1109/isicir.2016.7829712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstreams/65da9310-0c06-41f2-996c-e7a1aed80bef/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072823589","display_name":"Ali Akbar Pammu","orcid":"https://orcid.org/0000-0001-9857-5096"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ali Akbar Pammu","raw_affiliation_strings":["School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100367554","display_name":"Nan Liu","orcid":"https://orcid.org/0000-0003-3610-4883"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nan Liu","raw_affiliation_strings":["School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009070013","display_name":"Kyaw Zwa Lwin Ne","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kyaw Zwa Lwin Ne","raw_affiliation_strings":["School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Eletronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5014926180"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.8834,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.85549493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6969079375267029},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6288960576057434},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.6146258115768433},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5674476623535156},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.5643233060836792},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5598223805427551},{"id":"https://openalex.org/keywords/security-analysis","display_name":"Security analysis","score":0.5060393214225769},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5041159391403198},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4625754654407501},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.45907992124557495},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.412325382232666},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38487398624420166},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37271010875701904},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.16698718070983887},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.14821627736091614},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1321658492088318},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1262715756893158},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11013442277908325},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1034802496433258},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09046235680580139}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6969079375267029},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6288960576057434},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.6146258115768433},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5674476623535156},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.5643233060836792},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5598223805427551},{"id":"https://openalex.org/C38369872","wikidata":"https://www.wikidata.org/wiki/Q7445009","display_name":"Security analysis","level":2,"score":0.5060393214225769},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5041159391403198},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4625754654407501},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.45907992124557495},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.412325382232666},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38487398624420166},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37271010875701904},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.16698718070983887},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14821627736091614},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1321658492088318},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1262715756893158},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11013442277908325},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1034802496433258},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09046235680580139},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isicir.2016.7829712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isicir.2016.7829712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Symposium on Integrated Circuits (ISIC)","raw_type":"proceedings-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/80481","is_oa":true,"landing_page_url":"https://hdl.handle.net/10220/42164","pdf_url":"https://dr.ntu.edu.sg/bitstreams/65da9310-0c06-41f2-996c-e7a1aed80bef/download","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai:dr.ntu.edu.sg:10356/80481","is_oa":true,"landing_page_url":"https://hdl.handle.net/10220/42164","pdf_url":"https://dr.ntu.edu.sg/bitstreams/65da9310-0c06-41f2-996c-e7a1aed80bef/download","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3016194761","display_name":null,"funder_award_id":"SERC1321202098","funder_id":"https://openalex.org/F4320320696","funder_display_name":"Agency for Science, Technology and Research"},{"id":"https://openalex.org/G8562109031","display_name":null,"funder_award_id":"SERC 2013","funder_id":"https://openalex.org/F4320320696","funder_display_name":"Agency for Science, Technology and Research"}],"funders":[{"id":"https://openalex.org/F4320320696","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2582763911.pdf","grobid_xml":"https://content.openalex.org/works/W2582763911.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W1602420333","https://openalex.org/W1607006990","https://openalex.org/W1676092125","https://openalex.org/W1871420773","https://openalex.org/W2060598338","https://openalex.org/W2085176118","https://openalex.org/W2154909745","https://openalex.org/W2479948040","https://openalex.org/W3103339143","https://openalex.org/W6635937959","https://openalex.org/W6682554491"],"related_works":["https://openalex.org/W5280335","https://openalex.org/W2989964095","https://openalex.org/W2164725015","https://openalex.org/W2782264121","https://openalex.org/W4323926098","https://openalex.org/W4384807855","https://openalex.org/W2022533428","https://openalex.org/W182679101","https://openalex.org/W4244949874","https://openalex.org/W2425598453"],"abstract_inverted_index":{"We":[0],"report":[1],"a":[2,75],"security":[3],"analysis":[4,21],"of":[5,113],"the":[6,17,27,33,41,46,52,70,81,97,114,125,138],"asynchronous-logic":[7],"(async)":[8],"quasi-delay-insensitive":[9],"(QDI)":[10],"Weak-Conditioned":[11],"Half-Buffer":[12],"(WCHB)":[13],"cell":[14,31,35,54,72,101,127,140],"approach":[15,36,55,73,128],"against":[16],"side-channel":[18],"differential":[19],"power":[20,63,86],"(DPA)":[22],"attack.":[23],"When":[24],"compared":[25,110],"to":[26,45],"synchronous-logic":[28],"(sync)":[29],"standard":[30,98,121,139],"approach,":[32],"WCHB":[34,53,71,100,126],"is":[37],"more":[38,61,84],"power-balanced":[39],"during":[40],"logic":[42],"switching":[43],"due":[44],"unique":[47],"features":[48,129],"as":[49],"follows.":[50],"First,":[51],"embodies":[56,74],"dual-rail":[57],"data-encoding":[58],"scheme,":[59],"featuring":[60,83],"balanced":[62,85],"dissipation":[64,87],"for":[65,88,105],"different":[66,89],"output":[67],"transitions.":[68],"Second,":[69],"power-constant":[76],"input":[77,90],"detector":[78],"that":[79],"validate":[80],"input-completeness,":[82],"combination.":[91],"Based":[92],"on":[93],"65nm":[94],"CMOS":[95],"process,":[96],"and":[99,109,119,133],"approaches":[102],"are":[103],"simulated":[104],"7":[106],"library":[107],"cells,":[108],"in":[111],"terms":[112],"normalized":[115,120],"energy":[116],"deviation":[117,122],"(NED)":[118],"(NSD).":[123],"Nonetheless,":[124],"62%":[130],"lower":[131,135],"NED":[132],"69%":[134],"NSD":[136],"than":[137],"approach.":[141]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}